| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Date: Fri, 18 Aug 2023 00:57:48 +0800
From: Jisheng Zhang <jszhang@...nel.org>
To: "David S . Miller" <davem@...emloft.net>,
Eric Dumazet <edumazet@...gle.com>,
Jakub Kicinski <kuba@...nel.org>,
Paolo Abeni <pabeni@...hat.com>,
Rob Herring <robh+dt@...nel.org>,
Krzysztof Kozlowski <krzysztof.kozlowski+dt@...aro.org>,
Conor Dooley <conor+dt@...nel.org>,
Giuseppe Cavallaro <peppe.cavallaro@...com>,
Alexandre Torgue <alexandre.torgue@...s.st.com>,
Jose Abreu <joabreu@...opsys.com>
Cc: netdev@...r.kernel.org,
linux-kernel@...r.kernel.org,
devicetree@...r.kernel.org,
linux-stm32@...md-mailman.stormreply.com,
linux-arm-kernel@...ts.infradead.org
Subject: [PATCH net-next v5 8/9] dt-bindings: net: snps,dwmac: add per channel irq support
The IP supports optional per channel interrupt, add support for this
usage case.
Signed-off-by: Jisheng Zhang <jszhang@...nel.org>
---
.../devicetree/bindings/net/snps,dwmac.yaml | 68 ++++++++++++++++++-
1 file changed, 66 insertions(+), 2 deletions(-)
diff --git a/Documentation/devicetree/bindings/net/snps,dwmac.yaml b/Documentation/devicetree/bindings/net/snps,dwmac.yaml
index ee9174f77d97..a916701474dc 100644
--- a/Documentation/devicetree/bindings/net/snps,dwmac.yaml
+++ b/Documentation/devicetree/bindings/net/snps,dwmac.yaml
@@ -103,7 +103,7 @@ properties:
interrupts:
minItems: 1
- maxItems: 5
+ maxItems: 37
additionalItems: true
items:
- description: Combined signal for various interrupt events
@@ -111,10 +111,42 @@ properties:
- description: The interrupt that occurs when Rx exits the LPI state
- description: The interrupt that occurs when Safety Feature Correctible Errors happen
- description: The interrupt that occurs when Safety Feature Uncorrectible Errors happen
+ - description: rx0 per-channel interrupt
+ - description: rx1 per-channel interrupt
+ - description: rx2 per-channel interrupt
+ - description: rx3 per-channel interrupt
+ - description: rx4 per-channel interrupt
+ - description: rx5 per-channel interrupt
+ - description: rx6 per-channel interrupt
+ - description: rx7 per-channel interrupt
+ - description: rx8 per-channel interrupt
+ - description: rx9 per-channel interrupt
+ - description: rx10 per-channel interrupt
+ - description: rx11 per-channel interrupt
+ - description: rx12 per-channel interrupt
+ - description: rx13 per-channel interrupt
+ - description: rx14 per-channel interrupt
+ - description: rx15 per-channel interrupt
+ - description: tx0 per-channel interrupt
+ - description: tx1 per-channel interrupt
+ - description: tx2 per-channel interrupt
+ - description: tx3 per-channel interrupt
+ - description: tx4 per-channel interrupt
+ - description: tx5 per-channel interrupt
+ - description: tx6 per-channel interrupt
+ - description: tx7 per-channel interrupt
+ - description: tx8 per-channel interrupt
+ - description: tx9 per-channel interrupt
+ - description: tx10 per-channel interrupt
+ - description: tx11 per-channel interrupt
+ - description: tx12 per-channel interrupt
+ - description: tx13 per-channel interrupt
+ - description: tx14 per-channel interrupt
+ - description: tx15 per-channel interrupt
interrupt-names:
minItems: 1
- maxItems: 5
+ maxItems: 37
additionalItems: true
items:
- const: macirq
@@ -123,6 +155,38 @@ properties:
- eth_lpi
- sfty_ce
- sfty_ue
+ - rx0
+ - rx1
+ - rx2
+ - rx3
+ - rx4
+ - rx5
+ - rx6
+ - rx7
+ - rx8
+ - rx9
+ - rx10
+ - rx11
+ - rx12
+ - rx13
+ - rx14
+ - rx15
+ - tx0
+ - tx1
+ - tx2
+ - tx3
+ - tx4
+ - tx5
+ - tx6
+ - tx7
+ - tx8
+ - tx9
+ - tx10
+ - tx11
+ - tx12
+ - tx13
+ - tx14
+ - tx15
clocks:
minItems: 1
--
2.40.1
Powered by blists - more mailing lists