netdev - RE: [Intel-wired-lan] [PATCH v2 iwl-next 2/2] ice: Enable SW interrupt from FW for LL TS

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [day] [month] [year] [list]

Date: Mon, 11 Dec 2023 04:45:50 +0000
From: "Pucha, HimasekharX Reddy" <himasekharx.reddy.pucha@...el.com>
To: "Kolacinski, Karol" <karol.kolacinski@...el.com>,
	"intel-wired-lan@...ts.osuosl.org" <intel-wired-lan@...ts.osuosl.org>
CC: "Kitszel, Przemyslaw" <przemyslaw.kitszel@...el.com>, "Brandeburg, Jesse"
	<jesse.brandeburg@...el.com>, "Kolacinski, Karol"
	<karol.kolacinski@...el.com>, "Nguyen, Anthony L"
	<anthony.l.nguyen@...el.com>, "Hagvi, Yochai" <yochai.hagvi@...el.com>,
	"netdev@...r.kernel.org" <netdev@...r.kernel.org>
Subject: RE: [Intel-wired-lan] [PATCH v2 iwl-next 2/2] ice: Enable SW
 interrupt from FW for LL TS

> -----Original Message-----
> From: Intel-wired-lan <intel-wired-lan-bounces@...osl.org> On Behalf Of Karol Kolacinski
> Sent: Wednesday, November 29, 2023 6:10 PM
> To: intel-wired-lan@...ts.osuosl.org
> Cc: Kitszel, Przemyslaw <przemyslaw.kitszel@...el.com>; Brandeburg, Jesse <jesse.brandeburg@...el.com>; Kolacinski, Karol <karol.kolacinski@...el.com>; Nguyen, Anthony L <anthony.l.nguyen@...el.com>; Hagvi, Yochai <yochai.hagvi@...el.com>; netdev@...r.kernel.org
> Subject: [Intel-wired-lan] [PATCH v2 iwl-next 2/2] ice: Enable SW interrupt from FW for LL TS
>
> Introduce new capability - Low Latency Timestamping with Interrupt.
> On supported devices, driver can request a single timestamp from FW
> without polling the register afterwards. Instead, FW can issue
> a dedicated interrupt when the timestamp was read from the PHY register
> and its value is available to read from the register.
> This eliminates the need of bottom half scheduling, which results in
> minimal delay for timestamping.
>
> For this mode, allocate TS indices sequentially, so that timestamps are
> always completed in FIFO manner.
>
>
> Co-developed-by: Yochai Hagvi <yochai.hagvi@...el.com>
> Signed-off-by: Yochai Hagvi <yochai.hagvi@...el.com>
> Reviewed-by: Przemek Kitszel <przemyslaw.kitszel@...el.com>
> Signed-off-by: Karol Kolacinski <karol.kolacinski@...el.com>
> ---
>  drivers/net/ethernet/intel/ice/ice.h          |   2 +
>  drivers/net/ethernet/intel/ice/ice_common.c   |   3 +
>  .../net/ethernet/intel/ice/ice_hw_autogen.h   |   2 +
>  drivers/net/ethernet/intel/ice/ice_main.c     | 120 +++++++++++--
>  drivers/net/ethernet/intel/ice/ice_ptp.c      | 163 ++++++++++++++++--
>  drivers/net/ethernet/intel/ice/ice_ptp.h      |   9 +
>  drivers/net/ethernet/intel/ice/ice_ptp_hw.h   |   1 +
>  drivers/net/ethernet/intel/ice/ice_type.h     |   2 +
>  8 files changed, 274 insertions(+), 28 deletions(-)
>

Tested-by: Pucha Himasekhar Reddy <himasekharx.reddy.pucha@...el.com> (A Contingent worker at Intel)