lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Message-ID: <20231219174548.3481-2-diogo.ivo@siemens.com> Date: Tue, 19 Dec 2023 17:45:39 +0000 From: Diogo Ivo <diogo.ivo@...mens.com> To: danishanwar@...com, rogerq@...nel.org, davem@...emloft.net, edumazet@...gle.com, kuba@...nel.org, pabeni@...hat.com, robh+dt@...nel.org, krzysztof.kozlowski+dt@...aro.org, conor+dt@...nel.org, linux-arm-kernel@...ts.infradead.org, netdev@...r.kernel.org, devicetree@...r.kernel.org Cc: Diogo Ivo <diogo.ivo@...mens.com>, Jan Kiszka <jan.kiszka@...mens.com> Subject: [RFC PATCH net-next 1/8] dt-bindings: net: Add support for AM65x SR1.0 in ICSSG Silicon Revision 1.0 of the AM65x came with a slightly different ICSSG support: Only 2 PRUs per slice are available and instead 2 additional DMA channels are used for management purposes. We have no restrictions on specified PRUs, but the DMA channels need to be adjusted. Signed-off-by: Jan Kiszka <jan.kiszka@...mens.com> Signed-off-by: Diogo Ivo <diogo.ivo@...mens.com> --- .../bindings/net/ti,icssg-prueth.yaml | 62 +++++++++++++------ 1 file changed, 44 insertions(+), 18 deletions(-) diff --git a/Documentation/devicetree/bindings/net/ti,icssg-prueth.yaml b/Documentation/devicetree/bindings/net/ti,icssg-prueth.yaml index 229c8f32019f..fbe51731854a 100644 --- a/Documentation/devicetree/bindings/net/ti,icssg-prueth.yaml +++ b/Documentation/devicetree/bindings/net/ti,icssg-prueth.yaml @@ -19,30 +19,15 @@ allOf: properties: compatible: enum: - - ti,am642-icssg-prueth # for AM64x SoC family - - ti,am654-icssg-prueth # for AM65x SoC family + - ti,am642-icssg-prueth # for AM64x SoC family + - ti,am654-icssg-prueth # for AM65x SoC family, SR2.x + - ti,am654-icssg-prueth-sr1 # for AM65x SoC family, SR1.0 sram: $ref: /schemas/types.yaml#/definitions/phandle description: phandle to MSMC SRAM node - dmas: - maxItems: 10 - - dma-names: - items: - - const: tx0-0 - - const: tx0-1 - - const: tx0-2 - - const: tx0-3 - - const: tx1-0 - - const: tx1-1 - - const: tx1-2 - - const: tx1-3 - - const: rx0 - - const: rx1 - ti,mii-g-rt: $ref: /schemas/types.yaml#/definitions/phandle description: @@ -122,6 +107,47 @@ properties: - required: - port@1 +if: + properties: + compatible: + contains: + enum: + - ti,am654-icssg-prueth-sr1 +then: + properties: + dmas: + maxItems: 12 + dma-names: + items: + - const: tx0-0 + - const: tx0-1 + - const: tx0-2 + - const: tx0-3 + - const: tx1-0 + - const: tx1-1 + - const: tx1-2 + - const: tx1-3 + - const: rx0 + - const: rx1 + - const: rxmgm0 + - const: rxmgm1 +else: + properties: + dmas: + maxItems: 10 + dma-names: + items: + - const: tx0-0 + - const: tx0-1 + - const: tx0-2 + - const: tx0-3 + - const: tx1-0 + - const: tx1-1 + - const: tx1-2 + - const: tx1-3 + - const: rx0 + - const: rx1 + required: - compatible - sram -- 2.43.0
Powered by blists - more mailing lists