lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <PH0PR11MB50138C75BC918723668FDD1096272@PH0PR11MB5013.namprd11.prod.outlook.com>
Date: Fri, 8 Mar 2024 07:28:47 +0000
From: "Buvaneswaran, Sujai" <sujai.buvaneswaran@...el.com>
To: Michal Swiatkowski <michal.swiatkowski@...ux.intel.com>,
	"intel-wired-lan@...ts.osuosl.org" <intel-wired-lan@...ts.osuosl.org>
CC: "netdev@...r.kernel.org" <netdev@...r.kernel.org>, "Szycik, Marcin"
	<marcin.szycik@...el.com>, "Drewek, Wojciech" <wojciech.drewek@...el.com>,
	"Samudrala, Sridhar" <sridhar.samudrala@...el.com>, "Kitszel, Przemyslaw"
	<przemyslaw.kitszel@...el.com>, "horms@...nel.org" <horms@...nel.org>,
	"Marcin Szycik" <marcin.szycik@...ux.intel.com>
Subject: RE: [iwl-next v3 3/8] ice: default Tx rule instead of to queue

> -----Original Message-----
> From: Michal Swiatkowski <michal.swiatkowski@...ux.intel.com>
> Sent: Friday, March 1, 2024 5:24 PM
> To: intel-wired-lan@...ts.osuosl.org
> Cc: netdev@...r.kernel.org; Szycik, Marcin <marcin.szycik@...el.com>;
> Drewek, Wojciech <wojciech.drewek@...el.com>; Samudrala, Sridhar
> <sridhar.samudrala@...el.com>; Kitszel, Przemyslaw
> <przemyslaw.kitszel@...el.com>; horms@...nel.org; Buvaneswaran, Sujai
> <sujai.buvaneswaran@...el.com>; Michal Swiatkowski
> <michal.swiatkowski@...ux.intel.com>; Marcin Szycik
> <marcin.szycik@...ux.intel.com>
> Subject: [iwl-next v3 3/8] ice: default Tx rule instead of to queue
> 
> Steer all packets that miss other rules to PF VSI. Previously in switchdev
> mode, PF VSI received missed packets, but only ones marked as Rx. Now it is
> receiving all missed packets.
> 
> To queue rule per PR isn't needed, because we use PF VSI instead of control
> VSI now, and it's already correctly configured.
> 
> Add flag to correctly set LAN_EN bit in default Tx rule. It shouldn't allow
> packet to go outside when there is a match.
> 
> Reviewed-by: Marcin Szycik <marcin.szycik@...ux.intel.com>
> Signed-off-by: Michal Swiatkowski <michal.swiatkowski@...ux.intel.com>
> ---
>  drivers/net/ethernet/intel/ice/ice_eswitch.c | 107 +++----------------
>  drivers/net/ethernet/intel/ice/ice_repr.h    |   4 -
>  drivers/net/ethernet/intel/ice/ice_switch.c  |   4 +
>  drivers/net/ethernet/intel/ice/ice_switch.h  |   5 +-
>  4 files changed, 23 insertions(+), 97 deletions(-)
> 
Tested-by: Sujai Buvaneswaran <sujai.buvaneswaran@...el.com>

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ