lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <3fc5b573-cfcb-4ea4-4bf2-554acf1a7ebf@intel.com>
Date: Wed, 10 Apr 2024 14:57:04 -0700
From: Tony Nguyen <anthony.l.nguyen@...el.com>
To: Karol Kolacinski <karol.kolacinski@...el.com>,
	<intel-wired-lan@...ts.osuosl.org>
CC: <netdev@...r.kernel.org>, <jesse.brandeburg@...el.com>
Subject: Re: [PATCH v7 iwl-next 00/12] Introduce ETH56G PHY model for E825C
 products

On 4/8/2024 4:07 AM, Karol Kolacinski wrote:
> E825C products have a different PHY model than E822, E823 and E810 products.
> This PHY is ETH56G and its support is necessary to have functional PTP stack
> for E825C products.

Some of the latter patches in this series don't compile on 32bit.

Thanks,
Tony

> Grzegorz Nitka (2):
>    ice: Add NAC Topology device capability parser
>    ice: Adjust PTP init for 2x50G E825C devices
> 
> Jacob Keller (2):
>    ice: Introduce helper to get tmr_cmd_reg values
>    ice: Introduce ice_get_base_incval() helper
> 
> Karol Kolacinski (4):
>    ice: Introduce ice_ptp_hw struct
>    ice: Add PHY OFFSET_READY register clearing
>    ice: Change CGU regs struct to anonymous
>    ice: Support 2XNAC configuration using auxbus
> 
> Michal Michalik (1):
>    ice: Add support for E825-C TS PLL handling
> 
> Sergey Temerkhanov (3):
>    ice: Implement Tx interrupt enablement functions
>    ice: Move CGU block
>    ice: Introduce ETH56G PHY model for E825C products
> 
> V5 -> V6: Changes in:
>            - ice: Move CGU block
> 
> V5 -> V6: Changes in:
>            - ice: Implement Tx interrupt enablement functions
>            - ice: Move CGU block
> 
> V4 -> V5: Changes in:
>            - ice: Introduce ice_ptp_hw struct
>            - ice: Introduce helper to get tmr_cmd_reg values
>            - ice: Introduce ice_get_base_incval() helper
>            - ice: Introduce ETH56G PHY model for E825C products
>            - ice: Add support for E825-C TS PLL handling
>            - ice: Adjust PTP init for 2x50G E825C devices
> 
> V1 -> V4: Changes in:
>            - ice: Introduce ETH56G PHY model for E825C products
> 
>   drivers/net/ethernet/intel/ice/ice.h          |   23 +-
>   .../net/ethernet/intel/ice/ice_adminq_cmd.h   |    1 +
>   drivers/net/ethernet/intel/ice/ice_cgu_regs.h |   77 +-
>   drivers/net/ethernet/intel/ice/ice_common.c   |   58 +-
>   drivers/net/ethernet/intel/ice/ice_common.h   |    2 +
>   .../net/ethernet/intel/ice/ice_hw_autogen.h   |    4 +
>   drivers/net/ethernet/intel/ice/ice_ptp.c      |  265 +-
>   drivers/net/ethernet/intel/ice/ice_ptp.h      |    1 +
>   .../net/ethernet/intel/ice/ice_ptp_consts.h   |  402 ++
>   drivers/net/ethernet/intel/ice/ice_ptp_hw.c   | 3594 +++++++++++++----
>   drivers/net/ethernet/intel/ice/ice_ptp_hw.h   |  290 +-
>   drivers/net/ethernet/intel/ice/ice_sbq_cmd.h  |   10 +-
>   drivers/net/ethernet/intel/ice/ice_type.h     |   60 +-
>   13 files changed, 3873 insertions(+), 914 deletions(-)
> 
> 
> base-commit: c6f2492cda380a8bce00f61c3a4272401fbb9043

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ