[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-Id: <20240419-adin-pin-polarity-v1-1-eaae8708db8d@solid-run.com>
Date: Fri, 19 Apr 2024 17:35:17 +0200
From: Josua Mayer <josua@...id-run.com>
To: Michael Hennerich <michael.hennerich@...log.com>,
"David S. Miller" <davem@...emloft.net>, Eric Dumazet <edumazet@...gle.com>,
Jakub Kicinski <kuba@...nel.org>, Paolo Abeni <pabeni@...hat.com>,
Rob Herring <robh@...nel.org>,
Krzysztof Kozlowski <krzysztof.kozlowski+dt@...aro.org>,
Conor Dooley <conor+dt@...nel.org>,
Alexandru Tachici <alexandru.tachici@...log.com>,
Andrew Lunn <andrew@...n.ch>, Heiner Kallweit <hkallweit1@...il.com>,
Russell King <linux@...linux.org.uk>
Cc: Jon Nettleton <jon@...id-run.com>,
Yazan Shhady <yazan.shhady@...id-run.com>, netdev@...r.kernel.org,
devicetree@...r.kernel.org, linux-kernel@...r.kernel.org,
Josua Mayer <josua@...id-run.com>
Subject: [PATCH net-next 1/2] dt-bindings: net: adin: add pin polarity
properties for LED_0, LINK_ST
ADIN1300 supports software control over pin polarity for both LED_0 and
LINK_ST pins.
Add new properties to set pin polarity:
- adi,led-polarity:
LED_0 is used as hardware configuration signal during reset.
Depending on external voltage on the line default value is either
active-high (0) or active-low (1).
- adi,link-st-polarity:
LINK_ST is always active-high (0) after reset.
Signed-off-by: Josua Mayer <josua@...id-run.com>
---
Documentation/devicetree/bindings/net/adi,adin.yaml | 18 ++++++++++++++++++
1 file changed, 18 insertions(+)
diff --git a/Documentation/devicetree/bindings/net/adi,adin.yaml b/Documentation/devicetree/bindings/net/adi,adin.yaml
index 929cf8c0b0fd..ff9262dc69f9 100644
--- a/Documentation/devicetree/bindings/net/adi,adin.yaml
+++ b/Documentation/devicetree/bindings/net/adi,adin.yaml
@@ -52,6 +52,24 @@ properties:
description: Enable 25MHz reference clock output on CLK25_REF pin.
type: boolean
+ adi,led-polarity:
+ $ref: /schemas/types.yaml#/definitions/uint32
+ description:
+ LED_0 pin polarity. If unspecified keep phy reset-default derived
+ from hardware configuration pins.
+ enum:
+ - 0 # active high
+ - 1 # active low
+
+ adi,link-st-polarity:
+ $ref: /schemas/types.yaml#/definitions/uint32
+ description:
+ LINK_ST pin polarity.
+ enum:
+ - 0 # active high
+ - 1 # active low
+ default: 0
+
unevaluatedProperties: false
examples:
--
2.35.3
Powered by blists - more mailing lists