netdev - RE: [Intel-wired-lan] [PATCH v10 iwl-next 07/12] ice: Introduce ETH56G PHY model for E825C products

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Message-ID: <CYYPR11MB8429776A2EACA1ED59C5F66DBDEE2@CYYPR11MB8429.namprd11.prod.outlook.com>
Date: Fri, 17 May 2024 07:38:06 +0000
From: "Pucha, HimasekharX Reddy" <himasekharx.reddy.pucha@...el.com>
To: "Kolacinski, Karol" <karol.kolacinski@...el.com>,
	"intel-wired-lan@...ts.osuosl.org" <intel-wired-lan@...ts.osuosl.org>
CC: Michal Michalik <michal.michalik@...el.com>, "Temerkhanov, Sergey"
	<sergey.temerkhanov@...el.com>, "netdev@...r.kernel.org"
	<netdev@...r.kernel.org>, "Kubalewski, Arkadiusz"
	<arkadiusz.kubalewski@...el.com>, "Kolacinski, Karol"
	<karol.kolacinski@...el.com>, "Nguyen, Anthony L"
	<anthony.l.nguyen@...el.com>, "Kitszel, Przemyslaw"
	<przemyslaw.kitszel@...el.com>, "Keller, Jacob E" <jacob.e.keller@...el.com>
Subject: RE: [Intel-wired-lan] [PATCH v10 iwl-next 07/12] ice: Introduce
 ETH56G PHY model for E825C products

> -----Original Message-----
> From: Intel-wired-lan <intel-wired-lan-bounces@...osl.org> On Behalf Of Karol Kolacinski
> Sent: Wednesday, April 24, 2024 7:00 PM
> To: intel-wired-lan@...ts.osuosl.org
> Cc: Michal Michalik <michal.michalik@...el.com>; Temerkhanov, Sergey <sergey.temerkhanov@...el.com>; netdev@...r.kernel.org; Kubalewski, Arkadiusz <arkadiusz.kubalewski@...el.com>; Kolacinski, Karol <karol.kolacinski@...el.com>; Nguyen, Anthony L <anthony.l.nguyen@...el.com>; Kitszel, Przemyslaw <przemyslaw.kitszel@...el.com>; Keller, Jacob E <jacob.e.keller@...el.com>
> Subject: [Intel-wired-lan] [PATCH v10 iwl-next 07/12] ice: Introduce ETH56G PHY model for E825C products
>
> From: Sergey Temerkhanov <sergey.temerkhanov@...el.com>
>
> E825C products feature a new PHY model - ETH56G.
>
> Introduces all necessary PHY definitions, functions etc. for ETH56G PHY,
> analogous to E82X and E810 ones with addition of a few HW-specific
> functionalities for ETH56G like one-step timestamping.
>
> It ensures correct PTP initialization and operation for E825C products.
>
> Co-developed-by: Jacob Keller <jacob.e.keller@...el.com>
> Signed-off-by: Jacob Keller <jacob.e.keller@...el.com>
> Co-developed-by: Michal Michalik <michal.michalik@...el.com>
> Signed-off-by: Michal Michalik <michal.michalik@...el.com>
> Signed-off-by: Sergey Temerkhanov <sergey.temerkhanov@...el.com>
> Reviewed-by: Przemek Kitszel <przemyslaw.kitszel@...el.com>
> Reviewed-by: Arkadiusz Kubalewski <arkadiusz.kubalewski@...el.com>
> Co-developed-by: Karol Kolacinski <karol.kolacinski@...el.com>
> Signed-off-by: Karol Kolacinski <karol.kolacinski@...el.com>
> ---
> V7 -> V8: brought back P_REG_40B_HIGH_S due to 32 bit compatibility issue
> V4 -> V5: - removed inline in function types
>           - removed unnecessary ifdefs
>           - adjusted multiple returns of local vars at the end of function
> V1 -> V4: Adjusted bitslip calculations
>
>  drivers/net/ethernet/intel/ice/ice_common.c   |   10 +-
>  drivers/net/ethernet/intel/ice/ice_common.h   |    1 +
>  drivers/net/ethernet/intel/ice/ice_ptp.c      |  101 +-
>  drivers/net/ethernet/intel/ice/ice_ptp.h      |    1 +
>  .../net/ethernet/intel/ice/ice_ptp_consts.h   |  315 +++
>  drivers/net/ethernet/intel/ice/ice_ptp_hw.c   | 2069 ++++++++++++++++-
>  drivers/net/ethernet/intel/ice/ice_ptp_hw.h   |  240 +-
>  drivers/net/ethernet/intel/ice/ice_sbq_cmd.h  |   10 +-
>  drivers/net/ethernet/intel/ice/ice_type.h     |   20 +-
>  9 files changed, 2613 insertions(+), 154 deletions(-)
>

Tested-by: Pucha Himasekhar Reddy <himasekharx.reddy.pucha@...el.com> (A Contingent worker at Intel)