[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <bbdde2f70747c9f9c973d46e1d744537dc5969ee.camel@microchip.com>
Date: Fri, 28 Jun 2024 02:31:25 +0000
From: <Arun.Ramadoss@...rochip.com>
To: <andrew@...n.ch>, <olteanv@...il.com>, <davem@...emloft.net>,
<Woojung.Huh@...rochip.com>, <pabeni@...hat.com>, <o.rempel@...gutronix.de>,
<edumazet@...gle.com>, <f.fainelli@...il.com>, <kuba@...nel.org>
CC: <l.stach@...gutronix.de>, <kernel@...gutronix.de>,
<linux-kernel@...r.kernel.org>, <netdev@...r.kernel.org>,
<UNGLinuxDriver@...rochip.com>
Subject: Re: [PATCH net-next v1 1/3] net: dsa: microchip: lan9372: add
100BaseTX PHY support
Hi Oleksij,
On Thu, 2024-06-27 at 14:39 +0200, Oleksij Rempel wrote:
> EXTERNAL EMAIL: Do not click links or open attachments unless you
> know the content is safe
>
> From: Lucas Stach <l.stach@...gutronix.de>
>
> On the LAN9372 the 4th internal PHY is a 100BaseTX PHY instead of a
> 100BaseT1
> PHY. The 100BaseTX PHYs have a different base register offset.
LAN9371 also has 4th internal phy as 100BaseTX Phy. Can you also add it
in this patch.
Powered by blists - more mailing lists