[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <ZoVjPb_OwbKh7kHu@shredder.lan>
Date: Wed, 3 Jul 2024 17:42:05 +0300
From: Ido Schimmel <idosch@...dia.com>
To: Przemek Kitszel <przemyslaw.kitszel@...el.com>, helgaas@...nel.org
Cc: Petr Machata <petrm@...dia.com>, mlxsw@...dia.com,
linux-pci@...r.kernel.org, "David S. Miller" <davem@...emloft.net>,
Eric Dumazet <edumazet@...gle.com>,
Jakub Kicinski <kuba@...nel.org>, Paolo Abeni <pabeni@...hat.com>,
netdev@...r.kernel.org
Subject: Re: [PATCH net-next 3/3] mlxsw: pci: Lock configuration space of
upstream bridge during reset
On Tue, Jul 02, 2024 at 09:35:50AM +0200, Przemek Kitszel wrote:
> On 7/1/24 18:41, Petr Machata wrote:
> > From: Ido Schimmel <idosch@...dia.com>
> >
> > The driver triggers a "Secondary Bus Reset" (SBR) by calling
> > __pci_reset_function_locked() which asserts the SBR bit in the "Bridge
> > Control Register" in the configuration space of the upstream bridge for
> > 2ms. This is done without locking the configuration space of the
> > upstream bridge port, allowing user space to access it concurrently.
>
> This means your patch is a bugfix.
>
> >
> > Linux 6.11 will start warning about such unlocked resets [1][2]:
> >
> > pcieport 0000:00:01.0: unlocked secondary bus reset via: pci_reset_bus_function+0x51c/0x6a0
> >
> > Avoid the warning by locking the configuration space of the upstream
> > bridge prior to the reset and unlocking it afterwards.
>
> You are not avoiding the warning but protecting concurrent access,
> please add a Fixes tag.
The patch that added the missing lock in PCI core was posted without a
Fixes tag and merged as part of the 6.10 PR. See commit 7e89efc6e9e4
("PCI: Lock upstream bridge for pci_reset_function()").
I don't see a good reason for root to poke in the configuration space of
the upstream bridge during SBR, but AFAICT the worst that can happen is
that reset will fail and while it is a bug, it is not a regression.
Bjorn, do you see a reason to post this as a fix?
Thanks
>
> >
> > [1] https://lore.kernel.org/all/171711746953.1628941.4692125082286867825.stgit@dwillia2-xfh.jf.intel.com/
> > [2] https://lore.kernel.org/all/20240531213150.GA610983@bhelgaas/
> >
> > Cc: linux-pci@...r.kernel.org
> > Signed-off-by: Ido Schimmel <idosch@...dia.com>
> > Signed-off-by: Petr Machata <petrm@...dia.com>
Powered by blists - more mailing lists