netdev - [PATCH 1/2] dt-bindings: net: motorcomm: Add chip mode cfg

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [thread-next>] [day] [month] [year] [list]

Message-Id: <20240727092009.1108640-1-Frank.Sae@motor-comm.com>
Date: Sat, 27 Jul 2024 02:20:09 -0700
From: "Frank.Sae" <Frank.Sae@...or-comm.com>
To: Frank.Sae@...or-comm.com,
	andrew@...n.ch,
	hkallweit1@...il.com,
	davem@...emloft.net,
	edumazet@...gle.com,
	kuba@...nel.org,
	pabeni@...hat.com,
	robh@...nel.org,
	krzk+dt@...nel.org,
	conor+dt@...nel.org,
	linux@...linux.org.uk
Cc: netdev@...r.kernel.org,
	devicetree@...r.kernel.org,
	linux-kernel@...r.kernel.org,
	yuanlai.cui@...or-comm.com,
	hua.sun@...or-comm.com,
	xiaoyong.li@...or-comm.com,
	suting.hu@...or-comm.com,
	jie.han@...or-comm.com
Subject: [PATCH 1/2] dt-bindings: net: motorcomm: Add chip mode cfg

 The motorcomm phy (yt8821) supports the ability to
 config the chip mode of serdes.
 The yt8821 serdes could be set to AUTO_BX2500_SGMII or
 FORCE_BX2500.
 In AUTO_BX2500_SGMII mode, SerDes
 speed is determined by UTP, if UTP link up
 at 2.5GBASE-T, SerDes will work as
 2500BASE-X, if UTP link up at
 1000BASE-T/100BASE-Tx/10BASE-T, SerDes will work
 as SGMII.
 In FORCE_BX2500, SerDes always works
 as 2500BASE-X.

Signed-off-by: Frank.Sae <Frank.Sae@...or-comm.com>
---
 .../bindings/net/motorcomm,yt8xxx.yaml          | 17 +++++++++++++++++
 1 file changed, 17 insertions(+)

diff --git a/Documentation/devicetree/bindings/net/motorcomm,yt8xxx.yaml b/Documentation/devicetree/bindings/net/motorcomm,yt8xxx.yaml
index 26688e2302ea..ba34260f889d 100644
--- a/Documentation/devicetree/bindings/net/motorcomm,yt8xxx.yaml
+++ b/Documentation/devicetree/bindings/net/motorcomm,yt8xxx.yaml
@@ -110,6 +110,23 @@ properties:
       Transmit PHY Clock delay train configuration when speed is 1000Mbps.
     type: boolean
 
+  motorcomm,chip-mode:
+    description: |
+      Only for yt8821 2.5G phy, it supports two chip working modes,
+      one is AUTO_BX2500_SGMII, the other is FORCE_BX2500.
+      If this property is not set in device tree node then driver
+      selects chip mode FORCE_BX2500 by default.
+      0: AUTO_BX2500_SGMII
+      1: FORCE_BX2500
+      In AUTO_BX2500_SGMII mode, serdes speed is determined by UTP,
+      if UTP link up at 2.5GBASE-T, serdes will work as 2500BASE-X,
+      if UTP link up at 1000BASE-T/100BASE-Tx/10BASE-T, serdes will
+      work as SGMII.
+      In FORCE_BX2500 mode, serdes always works as 2500BASE-X.
+    $ref: /schemas/types.yaml#/definitions/uint8
+    enum: [ 0, 1 ]
+    default: 1
+
 unevaluatedProperties: false
 
 examples:
-- 
2.25.1