[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <CH3PR11MB83130220B2E8D42C3C5E1055EA872@CH3PR11MB8313.namprd11.prod.outlook.com>
Date: Wed, 14 Aug 2024 02:44:23 +0000
From: "Rout, ChandanX" <chandanx.rout@...el.com>
To: "Fijalkowski, Maciej" <maciej.fijalkowski@...el.com>,
"intel-wired-lan@...ts.osuosl.org" <intel-wired-lan@...ts.osuosl.org>
CC: "netdev@...r.kernel.org" <netdev@...r.kernel.org>, "bjorn@...nel.org"
<bjorn@...nel.org>, "Nguyen, Anthony L" <anthony.l.nguyen@...el.com>,
"Karlsson, Magnus" <magnus.karlsson@...el.com>, "luizcap@...hat.com"
<luizcap@...hat.com>, "Kuruvinakunnel, George"
<george.kuruvinakunnel@...el.com>, "Pandey, Atul" <atul.pandey@...el.com>,
"Nagraj, Shravan" <shravan.nagraj@...el.com>
Subject: RE: [Intel-wired-lan] [PATCH iwl-net 1/3] ice: fix page reuse when
PAGE_SIZE is over 8k
>-----Original Message-----
>From: Intel-wired-lan <intel-wired-lan-bounces@...osl.org> On Behalf Of
>Fijalkowski, Maciej
>Sent: Wednesday, August 7, 2024 4:23 PM
>To: intel-wired-lan@...ts.osuosl.org
>Cc: Fijalkowski, Maciej <maciej.fijalkowski@...el.com>;
>netdev@...r.kernel.org; bjorn@...nel.org; Nguyen, Anthony L
><anthony.l.nguyen@...el.com>; Karlsson, Magnus
><magnus.karlsson@...el.com>; luizcap@...hat.com
>Subject: [Intel-wired-lan] [PATCH iwl-net 1/3] ice: fix page reuse when
>PAGE_SIZE is over 8k
>
>Architectures that have PAGE_SIZE >= 8192 such as arm64 should act the same
>as x86 currently, meaning reuse of a page should only take place when no one
>else is busy with it.
>
>Do two things independently of underlying PAGE_SIZE:
>- store the page count under ice_rx_buf::pgcnt
>- then act upon its value vs ice_rx_buf::pagecnt_bias when making the
> decision regarding page reuse
>
>Fixes: 2b245cb29421 ("ice: Implement transmit and NAPI support")
>Signed-off-by: Maciej Fijalkowski <maciej.fijalkowski@...el.com>
>---
> drivers/net/ethernet/intel/ice/ice_txrx.c | 12 +++---------
> 1 file changed, 3 insertions(+), 9 deletions(-)
>
Tested-by: Chandan Kumar Rout <chandanx.rout@...el.com> (A Contingent Worker at Intel)
Powered by blists - more mailing lists