lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID:
 <PAXPR04MB85106EE705637048AA0B3377887E2@PAXPR04MB8510.eurprd04.prod.outlook.com>
Date: Tue, 8 Oct 2024 07:25:59 +0000
From: Wei Fang <wei.fang@....com>
To: "davem@...emloft.net" <davem@...emloft.net>, "edumazet@...gle.com"
	<edumazet@...gle.com>, "kuba@...nel.org" <kuba@...nel.org>,
	"pabeni@...hat.com" <pabeni@...hat.com>, "robh@...nel.org" <robh@...nel.org>,
	"krzk+dt@...nel.org" <krzk+dt@...nel.org>, "conor+dt@...nel.org"
	<conor+dt@...nel.org>, "andrew@...n.ch" <andrew@...n.ch>,
	"f.fainelli@...il.com" <f.fainelli@...il.com>, "hkallweit1@...il.com"
	<hkallweit1@...il.com>, "Andrei Botila (OSS)" <andrei.botila@....nxp.com>,
	"linux@...linux.org.uk" <linux@...linux.org.uk>
CC: "devicetree@...r.kernel.org" <devicetree@...r.kernel.org>,
	"linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>,
	"netdev@...r.kernel.org" <netdev@...r.kernel.org>, "imx@...ts.linux.dev"
	<imx@...ts.linux.dev>
Subject: RE: [PATCH v2 net-next 0/2] make PHY output RMII reference clock

> -----Original Message-----
> From: Wei Fang
> Sent: 2024年10月8日 15:24
> To: davem@...emloft.net; edumazet@...gle.com; kuba@...nel.org;
> pabeni@...hat.com; robh@...nel.org; krzk+dt@...nel.org;
> conor+dt@...nel.org; andrew@...n.ch; f.fainelli@...il.com;
> hkallweit1@...il.com; Andrei Botila (OSS) <andrei.botila@....nxp.com>;
> linux@...linux.org.uk
> Cc: devicetree@...r.kernel.org; linux-kernel@...r.kernel.org;
> netdev@...r.kernel.org; imx@...ts.linux.dev
> Subject: [PATCH v2 net-next 0/2] make PHY output RMII reference clock
> 
> The TJA11xx PHYs have the capability to provide 50MHz reference clock
> in RMII mode and output on REF_CLK pin. Therefore, add the new property
> "nxp,rmii-refclk-output" to support this feature. This property is only
> available for PHYs which use nxp-c45-tja11xx driver, such as TJA1103,
> TJA1104, TJA1120 and TJA1121.
> 
> ---
> v2 Link:
> https://lore.kernel.org/netdev/20240823-jersey-conducive-70863dd6fd27@spu
> d/T/
> v3 Linl:
> https://lore.kernel.org/imx/20240826052700.232453-1-wei.fang@nxp.com/
> ---
> 
> Wei Fang (2):
>   dt-bindings: net: tja11xx: add "nxp,rmii-refclk-out" property
>   net: phy: c45-tja11xx: add support for outputing RMII reference clock
> 
>  .../devicetree/bindings/net/nxp,tja11xx.yaml  | 18 ++++++++++++
>  drivers/net/phy/nxp-c45-tja11xx.c             | 29 +++++++++++++++++--
>  drivers/net/phy/nxp-c45-tja11xx.h             |  1 +
>  3 files changed, 46 insertions(+), 2 deletions(-)
> 
> --
> 2.34.1

Sorry for the wrong "v2" descriptor in the tile, it should be "v4". :(

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ