[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-ID: <20241009122547.296829-1-jiri@resnulli.us>
Date: Wed, 9 Oct 2024 14:25:45 +0200
From: Jiri Pirko <jiri@...nulli.us>
To: netdev@...r.kernel.org
Cc: davem@...emloft.net,
edumazet@...gle.com,
kuba@...nel.org,
pabeni@...hat.com,
donald.hunter@...il.com,
vadim.fedorenko@...ux.dev,
arkadiusz.kubalewski@...el.com,
saeedm@...dia.com,
leon@...nel.org,
tariqt@...dia.com
Subject: [PATCH net-next 0/2] dpll: expose clock quality level
From: Jiri Pirko <jiri@...dia.com>
Some device driver might know the quality of the clock it is running.
In order to expose the information to the user, introduce new netlink
attribute and dpll device op. Implement the op in mlx5 driver.
Example:
$ ./tools/net/ynl/cli.py --spec Documentation/netlink/specs/dpll.yaml --dump device-get
[{'clock-id': 540663412652420550,
'clock-quality-level': 'eeec', <<<<<<<<<<<<<<<<<<<<<<<<<<
'id': 0,
'lock-status': 'unlocked',
'lock-status-error': 'none',
'mode': 'manual',
'mode-supported': ['manual'],
'module-name': 'mlx5_dpll',
'type': 'eec'}]
Jiri Pirko (2):
dpll: add clock quality level attribute and op
net/mlx5: DPLL, Add clock quality level op implementation
Documentation/netlink/specs/dpll.yaml | 28 +++++++
drivers/dpll/dpll_netlink.c | 22 +++++
.../net/ethernet/mellanox/mlx5/core/dpll.c | 82 +++++++++++++++++++
include/linux/dpll.h | 4 +
include/uapi/linux/dpll.h | 21 +++++
5 files changed, 157 insertions(+)
--
2.46.1
Powered by blists - more mailing lists