[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-ID: <20241204-ipq_pcs_rc1-v2-0-26155f5364a1@quicinc.com>
Date: Wed, 4 Dec 2024 22:43:52 +0800
From: Lei Wei <quic_leiwei@...cinc.com>
To: "David S. Miller" <davem@...emloft.net>,
Eric Dumazet
<edumazet@...gle.com>, Jakub Kicinski <kuba@...nel.org>,
Paolo Abeni
<pabeni@...hat.com>, Rob Herring <robh@...nel.org>,
Krzysztof Kozlowski
<krzk+dt@...nel.org>,
Conor Dooley <conor+dt@...nel.org>, Andrew Lunn
<andrew@...n.ch>,
Heiner Kallweit <hkallweit1@...il.com>,
Russell King
<linux@...linux.org.uk>
CC: <netdev@...r.kernel.org>, <devicetree@...r.kernel.org>,
<linux-kernel@...r.kernel.org>, <quic_kkumarcs@...cinc.com>,
<quic_suruchia@...cinc.com>, <quic_pavir@...cinc.com>,
<quic_linchen@...cinc.com>, <quic_luoj@...cinc.com>,
<quic_leiwei@...cinc.com>, <srinivas.kandagatla@...aro.org>,
<bartosz.golaszewski@...aro.org>, <vsmuthu@....qualcomm.com>,
<john@...ozen.org>, <linux-arm-msm@...r.kernel.org>
Subject: [PATCH net-next v2 0/5] Add PCS support for Qualcomm IPQ9574 SoC
The 'UNIPHY' PCS block in the Qualcomm IPQ9574 SoC provides Ethernet
PCS and SerDes functions. It supports 1Gbps mode PCS and 10-Gigabit
mode PCS (XPCS) functions, and supports various interface modes for
the connectivity between the Ethernet MAC and the external PHYs/Switch.
There are three UNIPHY (PCS) instances in IPQ9574, supporting the six
Ethernet ports.
This patch series adds base driver support for initializing the PCS,
and PCS phylink ops for managing the PCS modes/states. Support for
SGMII/QSGMII (PCS) and USXGMII (XPCS) modes is being added initially.
The Ethernet driver which handles the MAC operations will create the
PCS instances and phylink for the MAC, by utilizing the API exported
by this driver.
While support is being added initially for IPQ9574, the driver is
expected to be easily extendable later for other SoCs in the IPQ
family such as IPQ5332.
Signed-off-by: Lei Wei <quic_leiwei@...cinc.com>
---
Changes in v2:
- dtbindings updates
a.) Rename dt-binding header file to match binding file name.
b.) Drop unused labels and the redundant examples.
c.) Rename "mii_rx"/"mii_tx" clock names to "rx"/"tx".
- Rename "PCS_QCOM_IPQ" with specific name "PCS_QCOM_IPQ9574" in
Kconfig.
- Remove interface mode check for the PCS lock.
- Use Cisco SGMII AN mode as default SGMII/QSGMII AN mode.
- Instantiate MII PCS instances in probe and export "ipq_pcs_get" and
"ipq_pcs_put" APIs.
- Move MII RX and TX clock enable and disable to "pcs_enable" and
"pcs_disable" methods.
- Change "dev_dbg" to "dev_dbg_ratelimited" in "pcs_get_state" method.
- Link to v1: https://lore.kernel.org/r/20241101-ipq_pcs_rc1-v1-0-fdef575620cf@quicinc.com
---
Lei Wei (5):
dt-bindings: net: pcs: Add Ethernet PCS for Qualcomm IPQ9574 SoC
net: pcs: Add PCS driver for Qualcomm IPQ9574 SoC
net: pcs: qcom-ipq9574: Add PCS instantiation and phylink operations
net: pcs: qcom-ipq9574: Add USXGMII interface mode support
MAINTAINERS: Add maintainer for Qualcomm IPQ9574 PCS driver
.../bindings/net/pcs/qcom,ipq9574-pcs.yaml | 190 +++++
MAINTAINERS | 9 +
drivers/net/pcs/Kconfig | 9 +
drivers/net/pcs/Makefile | 1 +
drivers/net/pcs/pcs-qcom-ipq9574.c | 884 +++++++++++++++++++++
include/dt-bindings/net/qcom,ipq9574-pcs.h | 15 +
include/linux/pcs/pcs-qcom-ipq9574.h | 16 +
7 files changed, 1124 insertions(+)
---
base-commit: 9852d85ec9d492ebef56dc5f229416c925758edc
change-id: 20241101-ipq_pcs_rc1-26ae183c9c63
Best regards,
--
Lei Wei <quic_leiwei@...cinc.com>
Powered by blists - more mailing lists