[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <4ecd23e2-0975-47cb-a1ea-ef0be25c93c6@lunn.ch>
Date: Fri, 6 Dec 2024 00:39:31 +0100
From: Andrew Lunn <andrew@...n.ch>
To: Konrad Dybcio <konrad.dybcio@....qualcomm.com>
Cc: Yijie Yang <quic_yijiyang@...cinc.com>,
Bjorn Andersson <andersson@...nel.org>,
Konrad Dybcio <konradybcio@...nel.org>,
Rob Herring <robh@...nel.org>,
Krzysztof Kozlowski <krzk+dt@...nel.org>,
Conor Dooley <conor+dt@...nel.org>,
Richard Cochran <richardcochran@...il.com>,
linux-arm-msm@...r.kernel.org, devicetree@...r.kernel.org,
linux-kernel@...r.kernel.org, netdev@...r.kernel.org
Subject: Re: [PATCH v4 2/2] arm64: dts: qcom: qcs8300-ride: enable ethernet0
> >> +ðernet0 {
> >> + phy-mode = "2500base-x";
> >> + phy-handle = <&sgmii_phy0>;
> >
> > Nit picking, but your PHY clearly is not an SGMII PHY if it is using
> > 2500base-x. I would call it just phy0, so avoiding using SGMII
> > wrongly, which most vendors do use the name SGMII wrongly.
>
> Andrew, does that mean the rest of the patch looks ok?
>
> If so, I don't have any concerns either.
Yes, this is a minor problem, the rest looks O.K, so once this is
fixed it can be merged.
Andrew
Powered by blists - more mailing lists