[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <20250311192516.GA4115176-robh@kernel.org>
Date: Tue, 11 Mar 2025 14:25:16 -0500
From: Rob Herring <robh@...nel.org>
To: Christian Marangi <ansuelsmth@...il.com>
Cc: Lee Jones <lee@...nel.org>, Krzysztof Kozlowski <krzk+dt@...nel.org>,
Conor Dooley <conor+dt@...nel.org>,
Andrew Lunn <andrew+netdev@...n.ch>,
"David S. Miller" <davem@...emloft.net>,
Eric Dumazet <edumazet@...gle.com>,
Jakub Kicinski <kuba@...nel.org>, Paolo Abeni <pabeni@...hat.com>,
Vladimir Oltean <olteanv@...il.com>,
Srinivas Kandagatla <srinivas.kandagatla@...aro.org>,
Heiner Kallweit <hkallweit1@...il.com>,
Russell King <linux@...linux.org.uk>,
Maxime Chevallier <maxime.chevallier@...tlin.com>,
Matthias Brugger <matthias.bgg@...il.com>,
AngeloGioacchino Del Regno <angelogioacchino.delregno@...labora.com>,
devicetree@...r.kernel.org, linux-kernel@...r.kernel.org,
linux-arm-kernel@...ts.infradead.org,
linux-mediatek@...ts.infradead.org, netdev@...r.kernel.org,
upstream@...oha.com
Subject: Re: [net-next PATCH v12 04/13] dt-bindings: net: Document support
for AN8855 Switch Internal PHY
On Sun, Mar 09, 2025 at 06:26:49PM +0100, Christian Marangi wrote:
> Document support for AN8855 Switch Internal PHY.
>
> Airoha AN8855 is a 5-port Gigabit Switch that expose the Internal
> PHYs on the MDIO bus.
>
> Each PHY might need to be calibrated to correctly work with the
> use of the eFUSE provided by the Switch SoC. This can be enabled by
> defining in the PHY node the "airoha,ext-surge" property.
>
> Signed-off-by: Christian Marangi <ansuelsmth@...il.com>
> ---
> .../bindings/net/airoha,an8855-phy.yaml | 93 +++++++++++++++++++
> MAINTAINERS | 1 +
> 2 files changed, 94 insertions(+)
> create mode 100644 Documentation/devicetree/bindings/net/airoha,an8855-phy.yaml
>
> diff --git a/Documentation/devicetree/bindings/net/airoha,an8855-phy.yaml b/Documentation/devicetree/bindings/net/airoha,an8855-phy.yaml
> new file mode 100644
> index 000000000000..301c46f84904
> --- /dev/null
> +++ b/Documentation/devicetree/bindings/net/airoha,an8855-phy.yaml
> @@ -0,0 +1,93 @@
> +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
> +%YAML 1.2
> +---
> +$id: http://devicetree.org/schemas/net/airoha,an8855-phy.yaml#
> +$schema: http://devicetree.org/meta-schemas/core.yaml#
> +
> +title: Airoha AN8855 Switch Internal PHY
> +
> +maintainers:
> + - Christian Marangi <ansuelsmth@...il.com>
> +
> +description: >
> + Airoha AN8855 is a 5-port Gigabit Switch that expose the Internal
> + PHYs on the MDIO bus.
> +
> + Each PHY might need to be calibrated to correctly work with the
> + use of the eFUSE provided by the Switch SoC.
> +
> +allOf:
> + - $ref: ethernet-phy.yaml#
> +
> +select:
> + properties:
> + compatible:
> + contains:
> + enum:
> + - ethernet-phy-idc0ff.0410
> + required:
> + - compatible
> +
> +properties:
> + reg:
> + maxItems: 1
> +
> + airoha,ext-surge:
> + description: enable PHY calibration with the use of SoC eFUSE.
Wouldn't nvmem-cells presence enable this?
> +
> + nvmem-cells:
> + items:
> + - description: phandle to SoC eFUSE tx_a
> + - description: phandle to SoC eFUSE tx_b
> + - description: phandle to SoC eFUSE tx_c
> + - description: phandle to SoC eFUSE tx_d
> +
> + nvmem-cell-names:
> + items:
> + - const: tx_a
> + - const: tx_b
> + - const: tx_c
> + - const: tx_d
> +
> +required:
> + - compatible
> + - reg
> +
> +if:
> + required:
> + - airoha,ext-surge
> +then:
> + required:
> + - nvmem-cells
> + - nvmem-cell-names
dependentRequired:
airoha,ext-surge: [ nvmem-cells, nvmem-cell-names ]
> +
> +unevaluatedProperties: false
> +
> +examples:
> + - |
> + mdio {
> + #address-cells = <1>;
> + #size-cells = <0>;
> +
> + ethernet-phy@1 {
> + compatible = "ethernet-phy-idc0ff.0410",
> + "ethernet-phy-ieee802.3-c45";
> +
> + reg = <1>;
> + };
> +
> + ethernet-phy@2 {
> + compatible = "ethernet-phy-idc0ff.0410",
> + "ethernet-phy-ieee802.3-c45";
> +
> + reg = <2>;
> +
> + airoha,ext-surge;
> +
> + nvmem-cells = <&shift_sel_port0_tx_a>,
> + <&shift_sel_port0_tx_b>,
> + <&shift_sel_port0_tx_c>,
> + <&shift_sel_port0_tx_d>;
> + nvmem-cell-names = "tx_a", "tx_b", "tx_c", "tx_d";
> + };
> + };
> diff --git a/MAINTAINERS b/MAINTAINERS
> index 696ad8465ea8..45f4bb8deb0d 100644
> --- a/MAINTAINERS
> +++ b/MAINTAINERS
> @@ -726,6 +726,7 @@ L: linux-mediatek@...ts.infradead.org (moderated for non-subscribers)
> L: netdev@...r.kernel.org
> S: Maintained
> F: Documentation/devicetree/bindings/net/airoha,an8855-mdio.yaml
> +F: Documentation/devicetree/bindings/net/airoha,an8855-phy.yaml
> F: Documentation/devicetree/bindings/net/dsa/airoha,an8855-switch.yaml
> F: Documentation/devicetree/bindings/nvmem/airoha,an8855-efuse.yaml
>
> --
> 2.48.1
>
Powered by blists - more mailing lists