[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <d4b45e70-261e-43ff-9ceb-6e2a517f77e2@lunn.ch>
Date: Mon, 17 Mar 2025 22:45:22 +0100
From: Andrew Lunn <andrew@...n.ch>
To: Marek Behún <kabel@...nel.org>
Cc: Vladimir Oltean <olteanv@...il.com>,
"Russell King (Oracle)" <rmk+kernel@...linux.org.uk>,
Vivien Didelot <vivien.didelot@...il.com>,
Tobias Waldekranz <tobias@...dekranz.com>, netdev@...r.kernel.org,
Lev Olshvang <lev_o@....com>, stable@...r.kernel.org
Subject: Re: [PATCH net v2 7/7] net: dsa: mv88e6xxx: workaround RGMII
transmit delay erratum for 6320 family
On Mon, Mar 17, 2025 at 06:32:50PM +0100, Marek Behún wrote:
> Implement the workaround for erratum
> 3.3 RGMII timing may be out of spec when transmit delay is enabled
> for the 6320 family, which says:
>
> When transmit delay is enabled via Port register 1 bit 14 = 1, duty
> cycle may be out of spec. Under very rare conditions this may cause
> the attached device receive CRC errors.
>
> Signed-off-by: Marek Behún <kabel@...nel.org>
> Cc: <stable@...r.kernel.org> # 5.4.x
Reviewed-by: Andrew Lunn <andrew@...n.ch>
Andrew
Powered by blists - more mailing lists