netdev - RE: [PATCH 4/4] arm64: dts: renesas: rzg3e-smarc-som: Enable eth{0-1} (GBETH) interfaces

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID:
 <TY3PR01MB1134622253D7914085E3D0F12866FA@TY3PR01MB11346.jpnprd01.prod.outlook.com>
Date: Thu, 5 Jun 2025 08:43:22 +0000
From: Biju Das <biju.das.jz@...renesas.com>
To: John Madieu <john.madieu.xa@...renesas.com>, Prabhakar Mahadev Lad
	<prabhakar.mahadev-lad.rj@...renesas.com>, "andrew+netdev@...n.ch"
	<andrew+netdev@...n.ch>, "davem@...emloft.net" <davem@...emloft.net>,
	"edumazet@...gle.com" <edumazet@...gle.com>, "kuba@...nel.org"
	<kuba@...nel.org>, "pabeni@...hat.com" <pabeni@...hat.com>, "robh@...nel.org"
	<robh@...nel.org>, "krzk+dt@...nel.org" <krzk+dt@...nel.org>,
	"conor+dt@...nel.org" <conor+dt@...nel.org>, "geert+renesas@...der.be"
	<geert+renesas@...der.be>, "magnus.damm@...il.com" <magnus.damm@...il.com>
CC: "john.madieu@...il.com" <john.madieu@...il.com>, "netdev@...r.kernel.org"
	<netdev@...r.kernel.org>, "linux-renesas-soc@...r.kernel.org"
	<linux-renesas-soc@...r.kernel.org>, "devicetree@...r.kernel.org"
	<devicetree@...r.kernel.org>, "linux-kernel@...r.kernel.org"
	<linux-kernel@...r.kernel.org>, John Madieu <john.madieu.xa@...renesas.com>
Subject: RE: [PATCH 4/4] arm64: dts: renesas: rzg3e-smarc-som: Enable eth{0-1}
 (GBETH) interfaces

Hi John,

> -----Original Message-----
> From: John Madieu <john.madieu.xa@...renesas.com>
> Sent: 04 June 2025 07:52
> Subject: [PATCH 4/4] arm64: dts: renesas: rzg3e-smarc-som: Enable eth{0-1} (GBETH) interfaces
> 
> Enable the Gigabit Ethernet Interfaces (GBETH) populated on the RZ/G3E SMARC EVK
> 
> Signed-off-by: John Madieu <john.madieu.xa@...renesas.com>

Reviewed-by: Biju Das <biju.das.jz@...renesas.com>
Tested-by: Biju Das <biju.das.jz@...renesas.com>

Cheers,
Biju


> ---
>  .../boot/dts/renesas/rzg3e-smarc-som.dtsi     | 106 ++++++++++++++++++
>  1 file changed, 106 insertions(+)
> 
> diff --git a/arch/arm64/boot/dts/renesas/rzg3e-smarc-som.dtsi b/arch/arm64/boot/dts/renesas/rzg3e-
> smarc-som.dtsi
> index f99a09d04ddd..4b4c7f3381ad 100644
> --- a/arch/arm64/boot/dts/renesas/rzg3e-smarc-som.dtsi
> +++ b/arch/arm64/boot/dts/renesas/rzg3e-smarc-som.dtsi
> @@ -26,6 +26,8 @@ / {
>  	compatible = "renesas,rzg3e-smarcm", "renesas,r9a09g047e57", "renesas,r9a09g047";
> 
>  	aliases {
> +		ethernet0 = &eth0;
> +		ethernet1 = &eth1;
>  		i2c2 = &i2c2;
>  		mmc0 = &sdhi0;
>  		mmc2 = &sdhi2;
> @@ -77,6 +79,74 @@ &audio_extal_clk {
>  	clock-frequency = <48000000>;
>  };
> 
> +&eth0 {
> +	phy-handle = <&phy0>;
> +	phy-mode = "rgmii-id";
> +
> +	pinctrl-0 = <&eth0_pins>;
> +	pinctrl-names = "default";
> +	status = "okay";
> +
> +	mdio {
> +		#address-cells = <1>;
> +		#size-cells = <0>;
> +		compatible = "snps,dwmac-mdio";
> +
> +		phy0: ethernet-phy@7 {
> +			compatible = "ethernet-phy-id0022.1640",
> +				     "ethernet-phy-ieee802.3-c22";
> +			reg = <7>;
> +			interrupts-extended = <&icu 3 IRQ_TYPE_LEVEL_LOW>;
> +			rxc-skew-psec = <1400>;
> +			txc-skew-psec = <1400>;
> +			rxdv-skew-psec = <0>;
> +			txdv-skew-psec = <0>;
> +			rxd0-skew-psec = <0>;
> +			rxd1-skew-psec = <0>;
> +			rxd2-skew-psec = <0>;
> +			rxd3-skew-psec = <0>;
> +			txd0-skew-psec = <0>;
> +			txd1-skew-psec = <0>;
> +			txd2-skew-psec = <0>;
> +			txd3-skew-psec = <0>;
> +		};
> +	};
> +};
> +
> +&eth1 {
> +	phy-handle = <&phy1>;
> +	phy-mode = "rgmii-id";
> +
> +	pinctrl-0 = <&eth1_pins>;
> +	pinctrl-names = "default";
> +	status = "okay";
> +
> +	mdio {
> +		#address-cells = <1>;
> +		#size-cells = <0>;
> +		compatible = "snps,dwmac-mdio";
> +
> +		phy1: ethernet-phy@7 {
> +			compatible = "ethernet-phy-id0022.1640",
> +				     "ethernet-phy-ieee802.3-c22";
> +			reg = <7>;
> +			interrupts-extended = <&icu 16 IRQ_TYPE_LEVEL_LOW>;
> +			rxc-skew-psec = <1400>;
> +			txc-skew-psec = <1400>;
> +			rxdv-skew-psec = <0>;
> +			txdv-skew-psec = <0>;
> +			rxd0-skew-psec = <0>;
> +			rxd1-skew-psec = <0>;
> +			rxd2-skew-psec = <0>;
> +			rxd3-skew-psec = <0>;
> +			txd0-skew-psec = <0>;
> +			txd1-skew-psec = <0>;
> +			txd2-skew-psec = <0>;
> +			txd3-skew-psec = <0>;
> +		};
> +	};
> +};
> +
>  &gpu {
>  	status = "okay";
>  	mali-supply = <&reg_vdd0p8v_others>;
> @@ -103,6 +173,42 @@ raa215300: pmic@12 {  };
> 
>  &pinctrl {
> +	eth0_pins: eth0 {
> +		pinmux = <RZG3E_PORT_PINMUX(A, 1, 1)>, /* MDC */
> +			 <RZG3E_PORT_PINMUX(A, 0, 1)>, /* MDIO */
> +			 <RZG3E_PORT_PINMUX(C, 2, 15)>, /* PHY_INTR (IRQ2) */
> +			 <RZG3E_PORT_PINMUX(C, 1, 1)>, /* RXD3 */
> +			 <RZG3E_PORT_PINMUX(C, 0, 1)>, /* RXD2 */
> +			 <RZG3E_PORT_PINMUX(B, 7, 1)>, /* RXD1 */
> +			 <RZG3E_PORT_PINMUX(B, 6, 1)>, /* RXD0 */
> +			 <RZG3E_PORT_PINMUX(B, 0, 1)>, /* RXC */
> +			 <RZG3E_PORT_PINMUX(A, 2, 1)>, /* RX_CTL */
> +			 <RZG3E_PORT_PINMUX(B, 5, 1)>, /* TXD3 */
> +			 <RZG3E_PORT_PINMUX(B, 4, 1)>, /* TXD2 */
> +			 <RZG3E_PORT_PINMUX(B, 3, 1)>, /* TXD1 */
> +			 <RZG3E_PORT_PINMUX(B, 2, 1)>, /* TXD0 */
> +			 <RZG3E_PORT_PINMUX(B, 1, 1)>, /* TXC */
> +			 <RZG3E_PORT_PINMUX(A, 3, 1)>; /* TX_CTL */
> +	};
> +
> +	eth1_pins: eth1 {
> +		pinmux = <RZG3E_PORT_PINMUX(D, 1, 1)>, /* MDC */
> +			 <RZG3E_PORT_PINMUX(D, 0, 1)>, /* MDIO */
> +			 <RZG3E_PORT_PINMUX(F, 2, 15)>, /* PHY_INTR (IRQ15) */
> +			 <RZG3E_PORT_PINMUX(F, 1, 1)>, /* RXD3 */
> +			 <RZG3E_PORT_PINMUX(F, 0, 1)>, /* RXD2 */
> +			 <RZG3E_PORT_PINMUX(E, 7, 1)>, /* RXD1 */
> +			 <RZG3E_PORT_PINMUX(E, 6, 1)>, /* RXD0 */
> +			 <RZG3E_PORT_PINMUX(E, 0, 1)>, /* RXC */
> +			 <RZG3E_PORT_PINMUX(D, 2, 1)>, /* RX_CTL */
> +			 <RZG3E_PORT_PINMUX(E, 5, 1)>, /* TXD3 */
> +			 <RZG3E_PORT_PINMUX(E, 4, 1)>, /* TXD2 */
> +			 <RZG3E_PORT_PINMUX(E, 3, 1)>, /* TXD1 */
> +			 <RZG3E_PORT_PINMUX(E, 2, 1)>, /* TXD0 */
> +			 <RZG3E_PORT_PINMUX(E, 1, 1)>, /* TXC */
> +			 <RZG3E_PORT_PINMUX(D, 3, 1)>; /* TX_CTL */
> +	};
> +
>  	i2c2_pins: i2c {
>  		pinmux = <RZG3E_PORT_PINMUX(3, 4, 1)>, /* SCL2 */
>  			 <RZG3E_PORT_PINMUX(3, 5, 1)>; /* SDA2 */
> --
> 2.25.1