[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <4861a4cb-d653-4c5d-8d96-c7acac501004@lunn.ch>
Date: Wed, 25 Jun 2025 18:24:06 +0200
From: Andrew Lunn <andrew@...n.ch>
To: Jon Hunter <jonathanh@...dia.com>
Cc: Subbaraya Sundeep <sbhatta@...vell.com>,
Andrew Lunn <andrew+netdev@...n.ch>,
"David S . Miller" <davem@...emloft.net>,
Eric Dumazet <edumazet@...gle.com>,
Jakub Kicinski <kuba@...nel.org>, Paolo Abeni <pabeni@...hat.com>,
Maxime Coquelin <mcoquelin.stm32@...il.com>,
Alexandre Torgue <alexandre.torgue@...s.st.com>,
netdev@...r.kernel.org, linux-stm32@...md-mailman.stormreply.com,
linux-tegra@...r.kernel.org,
Alexis Lothorrr <alexis.lothore@...tlin.com>
Subject: Re: [PATCH] net: stmmac: Fix PTP ref clock for Tegra234
> > Now, lets consider the case some devices do actually work. How are
> > they working? Must it be the fallback? The ptp-ref clock is actually
> > turned on, and if the ptp-ref clock and the main clock tick at the
> > same rate, ptp would work. I _guess_, if the main clock and the
> > ptp-ref clock tick at different rates, you get something from the ptp
> > hardware, but it probably does not get sync with a grand master, or if
> > it does, the jitter is high etc. So in effect it is still broken.
> >
> > Can somebody with the datasheet actually determine where ptp-ref clock
> > comes from? Is it just a gated main clock? Is it from a pin?
>
> Looking at the datasheet, this is a pin to the controller and sourced from
> an external clock.
So the fallback of the main clock is not likely to help, unless by
chance the external clock and the main clock happen to be the same
frequency.
> AFAIK we have never tested PTP with this driver on this device. So the risk
> of breaking something is low for this device.
So it seems like the simple fix is to list both ptp-ref and ptp_ref,
pointing to the same clock, along with a comment explaining why you
have this odd construction.
Please could you test that?
Andrew
Powered by blists - more mailing lists