[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <SJ1PR11MB6297A8F1A2516878B2213C049B49A@SJ1PR11MB6297.namprd11.prod.outlook.com>
Date: Wed, 9 Jul 2025 16:58:43 +0000
From: "Salin, Samuel" <samuel.salin@...el.com>
To: "Olech, Milena" <milena.olech@...el.com>,
"intel-wired-lan@...ts.osuosl.org" <intel-wired-lan@...ts.osuosl.org>
CC: "netdev@...r.kernel.org" <netdev@...r.kernel.org>, "Nguyen, Anthony L"
<anthony.l.nguyen@...el.com>, "Kitszel, Przemyslaw"
<przemyslaw.kitszel@...el.com>, "Olech, Milena" <milena.olech@...el.com>,
"Kolacinski, Karol" <karol.kolacinski@...el.com>, Willem de Bruijn
<willemb@...gle.com>
Subject: RE: [Intel-wired-lan] [PATCH v3 iwl-next] idpf: add cross
timestamping
> -----Original Message-----
> From: Intel-wired-lan <intel-wired-lan-bounces@...osl.org> On Behalf Of
> Milena Olech
> Sent: Wednesday, June 18, 2025 7:43 AM
> To: intel-wired-lan@...ts.osuosl.org
> Cc: netdev@...r.kernel.org; Nguyen, Anthony L
> <anthony.l.nguyen@...el.com>; Kitszel, Przemyslaw
> <przemyslaw.kitszel@...el.com>; Olech, Milena <milena.olech@...el.com>;
> Kolacinski, Karol <karol.kolacinski@...el.com>; Willem de Bruijn
> <willemb@...gle.com>
> Subject: [Intel-wired-lan] [PATCH v3 iwl-next] idpf: add cross timestamping
>
> Add cross timestamp support through virtchnl mailbox messages and directly,
> through PCIe BAR registers. Cross timestamping assumes that both system
> time and device clock time values are cached simultaneously, what is triggered
> by HW. Feature is enabled for both ARM and x86 archs.
>
> Signed-off-by: Milena Olech <milena.olech@...el.com>
> Reviewed-by: Karol Kolacinski <karol.kolacinski@...el.com>
> Reviewed-by: Willem de Bruijn <willemb@...gle.com>
> ---
> 2.43.5
Tested-by: Samuel Salin <Samuel.salin@...el.com>
Powered by blists - more mailing lists