netdev - Re: [PATCH net-next v7 01/14] dt-bindings: net: Add PPE for Qualcomm IPQ9574 SoC

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [day] [month] [year] [list]

Message-ID: <175521125408.4049104.2810229443778226424.robh@kernel.org>
Date: Thu, 14 Aug 2025 17:40:54 -0500
From: "Rob Herring (Arm)" <robh@...nel.org>
To: Luo Jie <quic_luoj@...cinc.com>
Cc: linux-doc@...r.kernel.org, Jakub Kicinski <kuba@...nel.org>,
	"David S. Miller" <davem@...emloft.net>,
	linux-arm-msm@...r.kernel.org, Jonathan Corbet <corbet@....net>,
	Andrew Lunn <andrew+netdev@...n.ch>,
	Pavithra R <quic_pavir@...cinc.com>,
	"Gustavo A. R. Silva" <gustavoars@...nel.org>,
	Kees Cook <kees@...nel.org>, netdev@...r.kernel.org,
	linux-kernel@...r.kernel.org, Eric Dumazet <edumazet@...gle.com>,
	Lei Wei <quic_leiwei@...cinc.com>, Paolo Abeni <pabeni@...hat.com>,
	Conor Dooley <conor+dt@...nel.org>, Simon Horman <horms@...nel.org>,
	linux-hardening@...r.kernel.org,
	Suruchi Agarwal <quic_suruchia@...cinc.com>,
	Krzysztof Kozlowski <krzk+dt@...nel.org>, quic_kkumarcs@...cinc.com,
	quic_linchen@...cinc.com, Philipp Zabel <p.zabel@...gutronix.de>,
	devicetree@...r.kernel.org
Subject: Re: [PATCH net-next v7 01/14] dt-bindings: net: Add PPE for Qualcomm
 IPQ9574 SoC


On Tue, 12 Aug 2025 22:10:25 +0800, Luo Jie wrote:
> The PPE (packet process engine) hardware block is available in Qualcomm
> IPQ chipsets that support PPE architecture, such as IPQ9574. The PPE in
> the IPQ9574 SoC includes six ethernet ports (6 GMAC and 6 XGMAC), which
> are used to connect with external PHY devices by PCS. It includes an L2
> switch function for bridging packets among the 6 ethernet ports and the
> CPU port. The CPU port enables packet transfer between the ethernet ports
> and the ARM cores in the SoC, using the ethernet DMA.
> 
> The PPE also includes packet processing offload capabilities for various
> networking functions such as route and bridge flows, VLANs, different
> tunnel protocols and VPN.
> 
> The PPE switch is modeled according to the ethernet switch schema, with
> additional properties defined for the switch node for interrupts, clocks,
> resets, interconnects and Ethernet DMA. The switch port node is extended
> with additional properties for clocks and resets.
> 
> Signed-off-by: Luo Jie <quic_luoj@...cinc.com>
> ---
>  .../devicetree/bindings/net/qcom,ipq9574-ppe.yaml  | 533 +++++++++++++++++++++
>  1 file changed, 533 insertions(+)
> 

Reviewed-by: Rob Herring (Arm) <robh@...nel.org>