netdev - [pull-request] mlx5-next updates 2025-09-28

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [day] [month] [year] [list]

Message-ID: <1759093989-841873-1-git-send-email-tariqt@nvidia.com>
Date: Mon, 29 Sep 2025 00:13:09 +0300
From: Tariq Toukan <tariqt@...dia.com>
To: Eric Dumazet <edumazet@...gle.com>, Jakub Kicinski <kuba@...nel.org>,
	Paolo Abeni <pabeni@...hat.com>, Andrew Lunn <andrew+netdev@...n.ch>, "David
 S. Miller" <davem@...emloft.net>
CC: Leon Romanovsky <leon@...nel.org>, Saeed Mahameed <saeedm@...dia.com>,
	Tariq Toukan <tariqt@...dia.com>, Mark Bloch <mbloch@...dia.com>,
	<linux-rdma@...r.kernel.org>, <netdev@...r.kernel.org>,
	<linux-kernel@...r.kernel.org>, Moshe Shemesh <moshe@...dia.com>, "Gal
 Pressman" <gal@...dia.com>
Subject: [pull-request] mlx5-next updates 2025-09-28

Hi,

The following pull-request contains common mlx5 updates
for your *net-next* tree.
Please pull and let me know of any problem.

Regards,
Tariq

----------------------------------------------------------------

The following changes since commit a3d076b0567e729d5f21a95525c4d096b1f59e79:

  net/mlx5: Add uar access and odp page fault counters (2025-09-18 05:32:22 -0400)

are available in the Git repository at:

  git://git.kernel.org/pub/scm/linux/kernel/git/mellanox/linux.git tags/mlx5-next-lag

for you to fetch changes up to 137d1a6355131457723b51a34192320d93d15654:

  net/mlx5: IFC add balance ID and LAG per MP group bits (2025-09-28 03:36:36 -0400)

----------------------------------------------------------------
Mark Bloch (1):
      net/mlx5: IFC add balance ID and LAG per MP group bits

Tariq Toukan (1):
      net/mlx5: Add IFC bit for TIR/SQ order capability

 include/linux/mlx5/mlx5_ifc.h | 11 ++++++++---
 1 file changed, 8 insertions(+), 3 deletions(-)