lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-Id: 
 <175927861849.2249992.11585338388238905826.git-patchwork-notify@kernel.org>
Date: Wed, 01 Oct 2025 00:30:18 +0000
From: patchwork-bot+netdevbpf@...nel.org
To: Tariq Toukan <tariqt@...dia.com>
Cc: catalin.marinas@....com, edumazet@...gle.com, kuba@...nel.org,
 pabeni@...hat.com, andrew+netdev@...n.ch, davem@...emloft.net,
 saeedm@...dia.com, leon@...nel.org, mbloch@...dia.com,
 netdev@...r.kernel.org, linux-rdma@...r.kernel.org,
 linux-kernel@...r.kernel.org, gal@...dia.com, leonro@...dia.com,
 jgg@...dia.com, michaelgur@...dia.com, moshe@...dia.com, will@...nel.org,
 agordeev@...ux.ibm.com, akpm@...ux-foundation.org, borntraeger@...ux.ibm.com,
 bp@...en8.de, dave.hansen@...ux.intel.com, gerald.schaefer@...ux.ibm.com,
 gor@...ux.ibm.com, hca@...ux.ibm.com, hpa@...or.com, justinstitt@...gle.com,
 linux-s390@...r.kernel.org, llvm@...ts.linux.dev, mingo@...hat.com,
 morbo@...gle.com, nathan@...nel.org, ndesaulniers@...gle.com,
 salil.mehta@...wei.com, svens@...ux.ibm.com, tglx@...utronix.de,
 x86@...nel.org, yisen.zhuang@...wei.com, arnd@...db.de, leonro@...lanox.com,
 linux-arch@...r.kernel.org, linux-arm-kernel@...ts.infradead.org,
 mark.rutland@....com, michaelgur@...lanox.com, patches@...ts.linux.dev,
 schnelle@...ux.ibm.com, shaojijie@...wei.com, horms@...nel.org,
 phaddad@...dia.com
Subject: Re: [PATCH net-next V6] net/mlx5: Improve write-combining test
 reliability for ARM64 Grace CPUs

Hello:

This patch was applied to netdev/net-next.git (main)
by Jakub Kicinski <kuba@...nel.org>:

On Mon, 29 Sep 2025 00:08:08 +0300 you wrote:
> From: Patrisious Haddad <phaddad@...dia.com>
> 
> Write combining is an optimization feature in CPUs that is frequently
> used by modern devices to generate 32 or 64 byte TLPs at the PCIe level.
> These large TLPs allow certain optimizations in the driver to HW
> communication that improve performance. As WC is unpredictable and
> optional the HW designs all tolerate cases where combining doesn't
> happen and simply experience a performance degradation.
> 
> [...]

Here is the summary with links:
  - [net-next,V6] net/mlx5: Improve write-combining test reliability for ARM64 Grace CPUs
    https://git.kernel.org/netdev/net-next/c/fd8c8216648c

You are awesome, thank you!
-- 
Deet-doot-dot, I am a bot.
https://korg.docs.kernel.org/patchwork/pwbot.html



Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ