[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID:
<TY3PR01MB113467ED7E58A5EB0CA8FEFF38698A@TY3PR01MB11346.jpnprd01.prod.outlook.com>
Date: Wed, 4 Feb 2026 11:49:47 +0000
From: Biju Das <biju.das.jz@...renesas.com>
To: geert <geert@...ux-m68k.org>, biju.das.au <biju.das.au@...il.com>
CC: Prabhakar Mahadev Lad <prabhakar.mahadev-lad.rj@...renesas.com>, Andrew
Lunn <andrew+netdev@...n.ch>, "David S. Miller" <davem@...emloft.net>, Eric
Dumazet <edumazet@...gle.com>, Jakub Kicinski <kuba@...nel.org>, Paolo Abeni
<pabeni@...hat.com>, Rob Herring <robh@...nel.org>, Krzysztof Kozlowski
<krzk+dt@...nel.org>, Conor Dooley <conor+dt@...nel.org>, Geert Uytterhoeven
<geert+renesas@...der.be>, magnus.damm <magnus.damm@...il.com>,
"netdev@...r.kernel.org" <netdev@...r.kernel.org>,
"linux-renesas-soc@...r.kernel.org" <linux-renesas-soc@...r.kernel.org>,
"devicetree@...r.kernel.org" <devicetree@...r.kernel.org>,
"linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>
Subject: RE: [PATCH net-next] dt-bindings: net: renesas,rzv2h-gbeth: Document
Renesas RZ/G3L RMII{tx,rx} clocks
Hi Geert,
Thanks for the feeback.
> -----Original Message-----
> From: Geert Uytterhoeven <geert@...ux-m68k.org>
> Sent: 04 February 2026 11:06
> Subject: Re: [PATCH net-next] dt-bindings: net: renesas,rzv2h-gbeth: Document Renesas RZ/G3L
> RMII{tx,rx} clocks
>
> Hi Biju,
>
> On Tue, 3 Feb 2026 at 11:45, Biju <biju.das.au@...il.com> wrote:
> > From: Biju Das <biju.das.jz@...renesas.com>
> >
> > As per the RZ/G3L Hardware manual, CPG_CLKON_ETH register bits{12,13}
> > are to control the RMII{tx, rx} clocks. Document the rmii{tx.rx}
> > clocks for RZ/G3L SoC.
> >
> > Signed-off-by: Biju Das <biju.das.jz@...renesas.com>
>
> Doesn't this need a Fixes-tag?
I haven't added it, because there is no user.
OK, I will add the same in v2,
Fixing the typo in description "Document the rmii{tx.rx}"->"Document the RMII{tx, rx}"
Cheers,
Biju
>
> Fixes: 3ac2aa31b489eb4e ("dt-bindings: net: renesas,rzv2h-gbeth:
> Document Renesas RZ/G3L SoC")
Powered by blists - more mailing lists