| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Date: Fri Jul 29 22:10:25 2005 From: Valdis.Kletnieks at vt.edu (Valdis.Kletnieks@...edu) Subject: Cisco IOS Shellcode Presentation On Fri, 29 Jul 2005 15:33:19 CDT, Randall Perry said: > Even for producing less than 500 units there are vendors ready to jump at the > chance to replace FPGA setups (because we are talking about complex 2k+ gate count). More like 2M+ gate count. Remember, you have to do BGP4 in silicon. ;) > Just give Oxford Semiconductor or AMI a call. I don't think Oxford Semiconductor would be able to deal - looks like they're mostly in the FireWire/USB arena. AMI has a 2M gate part, but it has a top clock speed of 100Mhz (http://www.amis.com/asics/structured_asics/XPressArray.html), which would be borderline in the high-end routers.... -------------- next part -------------- A non-text attachment was scrubbed... Name: not available Type: application/pgp-signature Size: 226 bytes Desc: not available Url : http://lists.grok.org.uk/pipermail/full-disclosure/attachments/20050729/83177909/attachment.bin
Powered by blists - more mailing lists