lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Message-ID: <20050729211748.GB89596@devil.rrze.uni-erlangen.de> Date: Fri Jul 29 22:18:31 2005 From: Jochen.Kaiser at rrze.uni-erlangen.de (Jochen Kaiser) Subject: Cisco IOS Shellcode Presentation On Fri, Jul 29, 2005 at 05:10:12PM -0400, Valdis.Kletnieks@...edu wrote: > On Fri, 29 Jul 2005 15:33:19 CDT, Randall Perry said: > > > Even for producing less than 500 units there are vendors ready to jump at the > > chance to replace FPGA setups (because we are talking about complex 2k+ gate count). > > More like 2M+ gate count. Remember, you have to do BGP4 in silicon. ;) > maybe I am wrong, but with high end switchrouter I thought that routing protocols are handled by IOS by the cpu - after calculated, the topology is programmed in e.g. TCAM memory. imho no fpgas here. please correct me. greets jk
Powered by blists - more mailing lists