[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-Id: <1157634080.14882.30.camel@laptopd505.fenrus.org>
Date: Thu, 07 Sep 2006 15:01:19 +0200
From: Arjan van de Ven <arjan@...radead.org>
To: Matthew Wilcox <matthew@....cx>
Cc: Tejun Heo <htejun@...il.com>, linux-pci@...ey.karlin.mff.cuni.cz,
Greg KH <greg@...ah.com>, lkml <linux-kernel@...r.kernel.org>
Subject: Re: question regarding cacheline size
On Thu, 2006-09-07 at 06:40 -0600, Matthew Wilcox wrote:
> On Thu, Sep 07, 2006 at 02:33:25PM +0200, Arjan van de Ven wrote:
> >
> > >
> > > So I think we should redo the PCI subsystem to set cacheline size during
> > > the buswalk rather than waiting for drivers to ask for it to be set.
> >
> > ... while allowing for quirks for devices that go puke when this
> > register gets written ;)
> >
> > (afaik there are a few)
>
> So you want:
>
> unsigned int no_cls:1; /* Device pukes on write to Cacheline Size */
>
> in struct pci_dev?
something like that yes...
-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists