linux-kernel - Re: [patches] [patch 3/5] x86: Add PCI extended config space access for AMD Barcelona

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Message-ID: <46DFCCD9.2010306@zytor.com>
Date:	Thu, 06 Sep 2007 10:48:09 +0100
From:	"H. Peter Anvin" <hpa@...or.com>
To:	Arne Georg Gleditsch <argggh@...phinics.no>
CC:	Yinghai Lu <yhlu.kernel@...il.com>,
	Andreas Herrmann <andreas.herrmann3@....com>,
	Robert Richter <robert.richter@....com>,
	Arjan van de Ven <arjan@...radead.org>, patches@...-64.org,
	linux-kernel@...r.kernel.org
Subject: Re: [patches] [patch 3/5] x86: Add PCI extended config space access
 for AMD Barcelona

Arne Georg Gleditsch wrote:
> "Yinghai Lu" <yhlu.kernel@...il.com> writes:
>> mmconfig is set in NB ( in new CPU), Do we still need to set mmconfig
>> in SB like mcp55?
> 
> I wasn't aware that the family 10h-chips had MSRs for setting the
> mmconfig address space directly in the NB (core?).  Please disregard
> my previous comment...
> 

Well, to a first order of approximations, *all* northbridges have some 
sort of hardware registers to set mmconfig.  We were talking yesterday 
that it might just make more sense to have code for various northbridges 
to configure mmconfig directly, just like we do for IRQ routing (we 
can't trust the BIOS there, either.)

	-hpa
-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at  http://vger.kernel.org/majordomo-info.html
Please read the FAQ at  http://www.tux.org/lkml/