linux-kernel - Re: PCI Bursting with PIO

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [day] [month] [year] [list]

Message-ID: <20080215190011.56e4080c@core>
Date:	Fri, 15 Feb 2008 19:00:11 +0000
From:	Alan Cox <alan@...rguk.ukuu.org.uk>
To:	"Dan Gora" <dan.gora@...il.com>
Cc:	linux-kernel@...r.kernel.org
Subject: Re: PCI Bursting with PIO

On Fri, 15 Feb 2008 10:00:28 -0800
"Dan Gora" <dan.gora@...il.com> wrote:

> On Fri, Feb 15, 2008 at 5:02 AM, Alan Cox <alan@...rguk.ukuu.org.uk> wrote:
> > > Is there any way to get PIO to burst over the PCI bus in the read and
> >  > write direction?  My device has 4 BAR registers, but the area where I
> >
> >  I think you are doign about as well as the X folks did when they spent
> >  time on trying to optimise pio transfers to and from graphics card RAM.
> >
> 
> That's good to know.  Do you have a link or anything to their
> discussion or some key words that I could hunt it down?

It was some time ago but a look at the X tree will find you the code.
It's basically the same as you did - using MMX.
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at  http://vger.kernel.org/majordomo-info.html
Please read the FAQ at  http://www.tux.org/lkml/