[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20080307114249.GA12930@erda.amd.com>
Date: Fri, 7 Mar 2008 12:42:50 +0100
From: Robert Richter <robert.richter@....com>
To: stephane eranian <eranian@...glemail.com>
Cc: linux-kernel@...r.kernel.org, akpm@...ux-foundation.org, ak@...e.de
Subject: Re: [PATCH 2/3] perfmon x86 infrastructure definitions
On 06.03.08 22:25:26, stephane eranian wrote:
> adds AMD Northbridge config MSR definition
>
> Signed-off-by: Stephane Eranian <eranian@...il.com>
> Signed-off-by: Robert Richter <robert.richter@....com>
> --- a/include/asm-x86/msr-index.h
> +++ b/include/asm-x86/msr-index.h
> @@ -83,6 +83,7 @@
> /* AMD64 MSRs. Not complete. See the architecture manual for a more
> complete list. */
>
> +#define MSR_AMD64_NB_CFG 0xc001001f
This will probably not be needed after mm config works fine (patches
from Yinghai Lu). Since the usage of CF8 extended configuration cycles
is not recommended, the current code to enable IBS interrupts can be
seen as temporary. I will rework the IBS code so that it uses mm
config.
-Robert
--
Advanced Micro Devices, Inc.
Operating System Research Center
email: robert.richter@....com
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists