linux-kernel - interrupt overhead on ARM architecture

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [thread-next>] [day] [month] [year] [list]

Message-ID: <488E7F08.7060309@manoweb.com>
Date:	Mon, 28 Jul 2008 19:23:04 -0700
From:	Alessio Sangalli <alesan@...oweb.com>
To:	linux-kernel <linux-kernel@...r.kernel.org>
Subject: interrupt overhead on ARM architecture

Hi there, I was wondering if somebody ever did some measurements of the
interrupt overhead, measured in clock cycles. Basically how much time it
takes to do the context switch and reach the ISR, and back. My target is
the ARM9...

Thanks
Alessio

--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at  http://vger.kernel.org/majordomo-info.html
Please read the FAQ at  http://www.tux.org/lkml/