[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-Id: <1224894087.28224.69.camel@alok-dev1>
Date: Fri, 24 Oct 2008 17:21:27 -0700
From: Alok Kataria <akataria@...are.com>
To: "H. Peter Anvin" <hpa@...or.com>
Cc: Andi Kleen <andi@...stfloor.org>, Ingo Molnar <mingo@...e.hu>,
LKML <linux-kernel@...r.kernel.org>,
the arch/x86 maintainers <x86@...nel.org>,
Daniel Hecht <dhecht@...are.com>
Subject: [PATCH 0/4] V3 Hypervisor detection and tsc_reliable feature
definition
Hi,
These patches define a framework for hypervisor detection and setting of
hypervisor feature bits. We define a X86_FEATURE_TSC_RELIABLE bit which
is a synthetic bit. This is set when running under VMware. This feature
bit is used to skip TSC checks which can fail on virtualization platform
due to timing differences when running on virtual cpus.
Thanks,
Alok
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists