linux-kernel - pci express bar over 4gb

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [thread-next>] [day] [month] [year] [list]

Message-ID: <5b9cce670903110628p45248032u50dc253ed18b6e46@mail.gmail.com>
Date:	Wed, 11 Mar 2009 14:28:59 +0100
From:	protagora27 protagora27 <protagora27@...il.com>
To:	linux-kernel@...r.kernel.org
Subject: pci express bar over 4gb

Hello Folks,

I have intel desktop board dx48bt2. I'm developing sw under linux
2.6.24  x86_64  for a pci express card ( pci express 2.0 compliant).
I have to setup pci bar over 4 gb but bios uses value e0000000 as base
address for pcie boards.
I have seen that pciexbar is a register ( x48 chipset)  that decides
where pcie boards are mapped inside memory map.
My goal is rewriting pcibar 0 e pcibar 1 with a value above 4gb. Maybe
 I have  to rewrite pciexbar and then rewrite pci bar in my board.
Questions:
1) can I rewrite  pciexbar  and where ?
2) can i rewrite pcibar 0 and 1 with a value over 4 gb
3) If i change bar 0 and bar 1 after linux startup have i to use hotplugging ?

Thanks

Luca
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at  http://vger.kernel.org/majordomo-info.html
Please read the FAQ at  http://www.tux.org/lkml/