| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Date: Thu, 30 Apr 2009 11:31:05 -0300 From: Henrique de Moraes Holschuh <hmh@....eng.br> To: Mao Yilu <ylmao@...l.ustc.edu.cn> Cc: linux-kernel@...r.kernel.org Subject: Re: TSC unstable on Intel Pentium M processor 750 On Thu, 30 Apr 2009, Mao Yilu wrote: > > On Thu, 30 Apr 2009, Mao Yilu wrote: > > > But I still don't know why the TSC is not correct in the C1 state (hlt > > > instruction). Is there anything more to influence the TSC? What happened > > > when the CPU is not running under hlt instruction? > > > > SMIs? Laptops love that crap... > > What is SMIs? http://en.wikipedia.org/wiki/System_Management_Mode -- "One disk to rule them all, One disk to find them. One disk to bring them all and in the darkness grind them. In the Land of Redmond where the shadows lie." -- The Silicon Valley Tarot Henrique Holschuh -- To unsubscribe from this list: send the line "unsubscribe linux-kernel" in the body of a message to majordomo@...r.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists