lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite for Android: free password hash cracker in your pocket
[<prev] [next>] [day] [month] [year] [list]
Message-ID: <20090629081214.GS20289@redhat.com>
Date:	Mon, 29 Jun 2009 11:12:14 +0300
From:	Gleb Natapov <gleb@...hat.com>
To:	Sheng Yang <sheng@...ux.intel.com>
Cc:	kvm@...r.kernel.org, linux-kernel@...r.kernel.org, avi@...hat.com,
	"Siddha, Suresh B" <suresh.b.siddha@...el.com>
Subject: Re: [PATCH] enable x2APIC without interrupt remapping under KVM

On Mon, Jun 29, 2009 at 03:49:45PM +0800, Sheng Yang wrote:
> > Signed-off-by: Gleb Natapov <gleb@...hat.com>
> > diff --git a/arch/x86/Kconfig b/arch/x86/Kconfig
> > index d1430ef..7438c5c 100644
> > --- a/arch/x86/Kconfig
> > +++ b/arch/x86/Kconfig
> > @@ -260,7 +260,7 @@ config SMP
> >
> >  config X86_X2APIC
> >  	bool "Support x2apic"
> > -	depends on X86_LOCAL_APIC && X86_64 && INTR_REMAP
> > +	depends on X86_LOCAL_APIC && X86_64
> >  	---help---
> >  	  This enables x2apic support on CPUs that have this feature.
> 
> We may need to note x2apic won't work without interrupt remapping or as a 
> guest in KVM here?
Will add help text to say this.

> >
> > diff --git a/arch/x86/kernel/apic/apic.c b/arch/x86/kernel/apic/apic.c
> > index 8c7c042..48a63b6 100644
> > --- a/arch/x86/kernel/apic/apic.c
> > +++ b/arch/x86/kernel/apic/apic.c
> > @@ -49,6 +49,7 @@
> >  #include <asm/mtrr.h>
> >  #include <asm/smp.h>
> >  #include <asm/mce.h>
> > +#include <asm/kvm_para.h>
> >
> >  unsigned int num_processors;
> >
> > @@ -1363,11 +1364,10 @@ void enable_x2apic(void)
> >  }
> >  #endif /* CONFIG_X86_X2APIC */
> >
> > -void __init enable_IR_x2apic(void)
> > +int __init enable_IR(void)
> >  {
> >  #ifdef CONFIG_INTR_REMAP
> >  	int ret;
> > -	unsigned long flags;
> >  	struct IO_APIC_route_entry **ioapic_entries = NULL;
> >
> >  	ret = dmar_table_init();
> > @@ -1381,11 +1381,10 @@ void __init enable_IR_x2apic(void)
> >  		goto ir_failed;
> >  	}
> >
> > -
> >  	if (!x2apic_preenabled && skip_ioapic_setup) {
> >  		pr_info("Skipped enabling intr-remap because of skipping "
> >  			"io-apic setup\n");
> > -		return;
> > +		goto ir_failed;
> >  	}
> >
> >  	ioapic_entries = alloc_ioapic_entries();
> > @@ -1400,22 +1399,14 @@ void __init enable_IR_x2apic(void)
> >  		goto end;
> >  	}
> >
> > -	local_irq_save(flags);
> >  	mask_IO_APIC_setup(ioapic_entries);
> > -	mask_8259A();
> >
> >  	ret = enable_intr_remapping(x2apic_supported());
> >  	if (ret)
> >  		goto end_restore;
> > -
> 
> Unrelated...
> 
> >  	pr_info("Enabled Interrupt-remapping\n");
> >
> > -	if (x2apic_supported() && !x2apic_mode) {
> > -		x2apic_mode = 1;
> > -		enable_x2apic();
> > -		pr_info("Enabled x2apic\n");
> > -	}
> > -
> > +	return 1;
> >  end_restore:
> >  	if (ret)
> >  		/*
> > @@ -1423,30 +1414,50 @@ end_restore:
> >  		 */
> >  		restore_IO_APIC_setup(ioapic_entries);
> >
> > -	unmask_8259A();
> > -	local_irq_restore(flags);
> > -
> >  end:
> >  	if (ioapic_entries)
> >  		free_ioapic_entries(ioapic_entries);
> >
> > -	if (!ret)
> > -		return;
> > -
> >  ir_failed:
> > -	if (x2apic_preenabled)
> > +#endif
> > +	return 0;
> > +}
> > +
> > +void __init enable_IR_x2apic(void)
> > +{
> > +	unsigned long flags;
> > +
> > +	local_irq_save(flags);
> > +	mask_8259A();
> > +
> > +	/* IR is required if x2apic is enabled by BIOS even when running in kvm
> > +	 * since this indicates present of APIC ID > 255 */
> > +	if (!enable_IR() && (x2apic_preenabled || !kvm_para_available()))
> > +		goto nox2apic;
> > +
> 
> Not quite understand the comment here. Could you explain why "since this 
> indicates present of APIC ID > 255?" In another word, why enable_IR() needed 
> for KVM even it would be fail at dmar_table_init()?
> 
The x2APIC doc says:

  The default will be for the BIOS to pass the control to the OS with the
  local x2APICs in xAPIC mode if all x2APIC IDs reported by CPUID.0BH:EDX
  are less than 255, and in x2APIC mode if there are any logical processor
  reporting its x2APIC ID at 255 or greater.

So x2apic_preenabled will be true if there is an APIC ID greater then 255
and in this case we don't want to allow x2APIC use without IR even in KVM
for the reason you mention: IOAPIC and MSI will not be able to address
all CPUs. The reason to try to enable IR first is so that when KVM will
want to support more then 255 CPUs it will be possible to implement IR
device and use existing kernel without additional changes.

> Another question is, we supposed KVM would use physical mode of x2apic, for 
> IOAPIC and MSI won't support APIC ID > 255. But seems not, or I miss 
> something?
> 
Good point. The patch should be fixed to require physical mode for x2apic.
 
--
			Gleb.
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at  http://vger.kernel.org/majordomo-info.html
Please read the FAQ at  http://www.tux.org/lkml/

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ