[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20090817110035.GA13972@elte.hu>
Date: Mon, 17 Aug 2009 13:00:35 +0200
From: Ingo Molnar <mingo@...e.hu>
To: Andi Kleen <ak@...ux.intel.com>
Cc: Hidetoshi Seto <seto.hidetoshi@...fujitsu.com>,
linux-kernel@...r.kernel.org, mingo@...hat.com, hpa@...or.com,
tglx@...utronix.de, Yinghai Lu <yinghai@...nel.org>,
Huang Ying <ying.huang@...el.com>,
"Rafael J. Wysocki" <rjw@...k.pl>,
linux-tip-commits@...r.kernel.org
Subject: Re: [boot crash] Re: [tip:x86/mce3] x86, mce: use 64bit machine
check code on 32bit
* Andi Kleen <ak@...ux.intel.com> wrote:
> Hidetoshi Seto wrote:
>
>> One possibility is: if the BIOS doesn't clear status in banks,
>> new mce codes will try to log such junks.
>>
>> If the junk is totally junk but can be decoded as a valid log
>> with MISCV or ADDRV bit, and if the cpu try to access register
>> which is not implemented (e.g. IA32_MCi_MISC/ADDR), then such
>> access might cause a general protection exception. (ref. ASDM 3A
>> 15.3.2.3)
>
> The MCA declares if it comes with ADDR or MISC in a status bit and
> the MCA code only accesses these MSRs if these status bits are
> set. Also I believe P3 implemented ADDR at least, likely even
> MISC.
>
> The old 32bit MCA code did that too
That's true, but did you also want to make a specific point?
Ingo
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists