| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-ID: <20091028103551.0b4052d8@pixies.home.jungo.com> Date: Wed, 28 Oct 2009 10:35:51 +0200 From: Shmulik Ladkani <jungoshmulik@...il.com> To: myuboot@...tmail.fm Cc: "Florian Fainelli" <florian@...nwrt.org>, linux-kernel@...r.kernel.org, "linux-mips" <linux-mips@...ux-mips.org>, shmulik@...go.com Subject: Re: serial port 8250 messed up after coverting from little endian to big endian on kernel 2.6.31 On Tue, 27 Oct 2009 15:40:13 -0500 myuboot@...tmail.fm wrote: > Thanks, Florian. I found the cause of the problem. My board is 32 bit > based, so each serial port register is 32bit even only 8 bit is used. So > when the board is switched endianess, I need to change the address > offset to access the same registers. > For example, original RHR register address is 0x8001000 with little > endian mode. With big endian, I need to access it as 0x8001003. I assume your uart_port's iotype is defined as UPIO_MEM32. UPIO_MEM32 makes 8250 access serial registers using readl/writel (which might be a problem for big-endian), while UPIO_MEM makes 8250 access the registers using readb/writeb. Maybe you should try UPIO_MEM (assuming hardware allows byte access). -- Shmulik Ladkani Jungo Ltd. -- To unsubscribe from this list: send the line "unsubscribe linux-kernel" in the body of a message to majordomo@...r.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists