linux-kernel - Perf events/ARM

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [thread-next>] [day] [month] [year] [list]

Message-ID: <20091201120439.GB4061@wear.picochip.com>
Date:	Tue, 1 Dec 2009 12:04:40 +0000
From:	Jamie Iles <jamie@...ieiles.com>
To:	linux-kernel@...r.kernel.org
Subject: Perf events/ARM

Hi,

I'm looking at adding support for the hardware performance counters in ARMv6
using the new perf events framework. I have a simple setup that uses the
counters on their own, but wrt the perf events framework:

	- what are the requirements of set_perf_event_pending() and
	perf_event_do_pending()? As far as I can tell from sparc/x86/powerpc,
	set_perf_event_pending() triggers an interrupt that then calls
	perf_event_do_pending(). Does perf_event_do_pending need to run in
	interrupt context or could I use a soft IRQ if platforms don't have a
	spare IRQ?

	- ARM does not have proper support for atomic64's. Other than
	performance, would there be any known problems with using the generic
	spinlocked atomic64's?

Thanks,

Jamie
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at  http://vger.kernel.org/majordomo-info.html
Please read the FAQ at  http://www.tux.org/lkml/