[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20091211124835.GB14509@elte.hu>
Date: Fri, 11 Dec 2009 13:48:35 +0100
From: Ingo Molnar <mingo@...e.hu>
To: Jamie Iles <jamie.iles@...ochip.com>
Cc: David Miller <davem@...emloft.net>, linux-kernel@...r.kernel.org,
linux@....linux.org.uk, peterz@...radead.org
Subject: Re: [PATCH 1/2] perf tools: allow building for ARM
* Jamie Iles <jamie.iles@...ochip.com> wrote:
> On Fri, Dec 11, 2009 at 11:41:26AM +0100, Ingo Molnar wrote:
> > > I think he did it this way so it can compile in the meantime, and that
> > > doing it right requires runtime cpu detection to select which barrier
> > > instruction is even available on the current ARM cpu.
> >
> > Yeah. We can merge a quick patch for it if runtime detection is
> > difficult - but if then such a patch should err on the side of using the
> > barrier instruction unconditionally - even if this causes perf to
> > segfault on certain (older? UP configured?) ARM cores.
>
> Ok, unless anyone has any objections, I'll post a revised patch that
> uses the MCR instruction so that we get the correct behaviour on v6/v7
> SMP and UP systems and an illegal instruction on v5 or earlier. I've
> had a quick look at runtime detection and the ID registers are only
> accessible from privileged modes so for long term, it might be better
> to define the rmb() at build time from the kernel config.
Sounds good to me.
Ingo
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists