linux-kernel - Re: Interrupt Affinity in SMP

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Message-ID: <AANLkTinSjNHPyariuoUuYZCRcbTf8nQALma81I4CPdsv@mail.gmail.com>
Date:	Sat, 17 Jul 2010 13:02:16 -0700
From:	Bryan Hundven <bryanhundven@...il.com>
To:	Robert Hancock <hancockrwd@...il.com>
Cc:	linux-kernel@...r.kernel.org, mchehab@...hat.com
Subject: Re: Interrupt Affinity in SMP

On Sat, Jul 10, 2010 at 6:20 PM, Robert Hancock <hancockrwd@...il.com> wrote:
> On Sat, Jul 10, 2010 at 1:46 PM, Bryan Hundven <bryanhundven@...il.com> wrote:
>> I was able to set eth0 and it's TxRx queues to cpu1, but it is my
>> understanding that 0xFFFFFFFF should distribute the interrupts across all
>> cpus, much like LOC in my output of /proc/interrupts.
>>
>> I don't have access to the computer this weekend, but I will provide more
>> info on Monday.
>
> That may be chipset dependent, I don't think all chipsets have the
> ability to distribute the interrupts like that. Round-robin interrupt
> distribution for a given handler isn't optimal for performance anyway
> since it causes the relevant cache lines for the interrupt handler to
> be ping-ponged between the different CPUs.
>
>>
>> -bryan
>>
>> On Jul 9, 2010 5:48 PM, "Robert Hancock" <hancockrwd@...il.com> wrote:
>>
>> On 07/09/2010 04:59 PM, Bryan Hundven wrote:
>>>
>>> Mauro, list,
>>>
>>> (please CC me in replies, I am not...
>>
>> Tried changing these files to exclude CPU0?
>>
>> Have you tried running the irqbalance daemon? That's what you likely want to
>> be doing anyway..
>>
>>> =====8<=====8<=====8<=====8<=====8<=====8<=====8<=====8<=====8<=====
>>>
>>> =====8<=====8<=====8<==...
>

Please see the two attached examples.

Notice on the 5410 example how we start with the affinity set to 0xff,
and change it to 0xf0.
This should spread the interrupts over the last 4 cores of this quad
core - dual processor system.

Also notice on the 5645 example, with the same commands we start with
0xffffff and change to 0xfff000 to spread the interrupts over the last
12 cores, but only the first of the last twelve cores receive
interrupts.

This is the inconsistency I was trying to explain before.

--Bryan

View attachment "xeon5410-2.6.32.txt" of type "text/plain" (1889 bytes)

View attachment "xeon5645-2.6.35-rc4.txt" of type "text/plain" (2978 bytes)