lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-Id: <20110223.235129.02262510.davem@davemloft.net>
Date:	Wed, 23 Feb 2011 23:51:29 -0800 (PST)
From:	David Miller <davem@...emloft.net>
To:	ratbert.chuang@...il.com
Cc:	mirqus@...il.com, netdev@...r.kernel.org,
	linux-kernel@...r.kernel.org, bhutchings@...arflare.com,
	eric.dumazet@...il.com, joe@...ches.com, dilinger@...ued.net,
	ratbert@...aday-tech.com
Subject: Re: [PATCH v4] net: add Faraday FTMAC100 10/100 Ethernet driver

From: Po-Yu Chuang <ratbert.chuang@...il.com>
Date: Thu, 24 Feb 2011 15:27:55 +0800

> I guess the problem is because a HW restriction that the rx buffer must be
> 64 bits aligned. Since I cannot make rx buffer starts at offset 2 bytes, the
> IP header, TCP header and data are not 4 bytes aligned. The performance
> drops drastically.

I cannot believe that after 20 years of commodity ethernet networking
chips were first designed, people are still designing hardware that
doesn't do this right.

Just emit garbage bytes into the sub-word alignment padding if the chip
wants to word align it's DMA writes.

Even the 15 year old Dec Tulip chips do this properly.

--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at  http://vger.kernel.org/majordomo-info.html
Please read the FAQ at  http://www.tux.org/lkml/

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ