| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-Id: <1308794413-11069-8-git-send-email-dirk.brandewie@gmail.com> Date: Wed, 22 Jun 2011 19:00:09 -0700 From: dirk.brandewie@...il.com To: linux-kernel@...r.kernel.org, spi-devel-general@...ts.sourceforge.net Cc: Dirk Brandewie <dirk.brandewie@...il.com> Subject: [PATCH 07/11] spi-dw: Set number of available chip selects correctly From: Dirk Brandewie <dirk.brandewie@...il.com> Only four chip selects are available directly off the pins of the master. Signed-off-by: Dirk Brandewie <dirk.brandewie@...il.com> --- drivers/spi/spi-dw-mid.c | 4 +++- 1 files changed, 3 insertions(+), 1 deletions(-) diff --git a/drivers/spi/spi-dw-mid.c b/drivers/spi/spi-dw-mid.c index 78e64d3..1d11268 100644 --- a/drivers/spi/spi-dw-mid.c +++ b/drivers/spi/spi-dw-mid.c @@ -211,7 +211,9 @@ int spi_dw_mid_init(struct spi_dw *dws) dws->max_freq = MRST_SPI_CLK_BASE / (clk_cdiv + 1); iounmap(clk_reg); - dws->num_cs = 16; + dws->num_cs = 4; /* spi_dw_chip_sel() bits 0-3 are + * valid in the slave enable register + */ dws->fifo_len = 40; /* FIFO has 40 words buffer */ #ifdef CONFIG_SPI_DW_MID_DMA -- 1.7.3.4 -- To unsubscribe from this list: send the line "unsubscribe linux-kernel" in the body of a message to majordomo@...r.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists