| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Date: Wed, 14 Sep 2011 11:31:39 -0500 From: Rob Herring <robherring2@...il.com> To: linux-arm-kernel@...ts.infradead.org, devicetree-discuss@...ts.ozlabs.org, linux-kernel@...r.kernel.org Cc: grant.likely@...retlab.ca, marc.zyngier@....com, thomas.abraham@...aro.org, jamie@...ieiles.com, b-cousson@...com, shawn.guo@...aro.org, Rob Herring <rob.herring@...xeda.com> Subject: [PATCH 4/5] ARM: gic: allow irq_start to be 0 From: Rob Herring <rob.herring@...xeda.com> There's really no need to set irq_start per platform for the primary gic. The SGIs and PPIs are not handled as normal irqs, so how irqs 0-31 are setup doesn't really matter. So allow irq_start to be set to 0 to match the linux irq numbering. Signed-off-by: Rob Herring <rob.herring@...xeda.com> --- arch/arm/common/gic.c | 2 +- 1 files changed, 1 insertions(+), 1 deletions(-) diff --git a/arch/arm/common/gic.c b/arch/arm/common/gic.c index 666b278..d1ccc72 100644 --- a/arch/arm/common/gic.c +++ b/arch/arm/common/gic.c @@ -359,7 +359,7 @@ void __init gic_init(unsigned int gic_nr, unsigned int irq_start, gic = &gic_data[gic_nr]; gic->dist_base = dist_base; gic->cpu_base = cpu_base; - gic->irq_offset = (irq_start - 1) & ~31; + gic->irq_offset = irq_start ? (irq_start - 1) & ~31 : 0; if (gic_nr == 0) gic_cpu_base_addr = cpu_base; -- 1.7.5.4 -- To unsubscribe from this list: send the line "unsubscribe linux-kernel" in the body of a message to majordomo@...r.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists