lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Date: Tue, 15 May 2012 21:28:50 +0800 From: Alex Shi <alex.shi@...el.com> To: Luming Yu <luming.yu@...il.com> CC: Peter Zijlstra <a.p.zijlstra@...llo.nl>, Nick Piggin <npiggin@...il.com>, tglx@...utronix.de, mingo@...hat.com, hpa@...or.com, arnd@...db.de, rostedt@...dmis.org, fweisbec@...il.com, jeremy@...p.org, riel@...hat.com, luto@....edu, avi@...hat.com, len.brown@...el.com, dhowells@...hat.com, fenghua.yu@...el.com, borislav.petkov@....com, yinghai@...nel.org, ak@...ux.intel.com, cpw@....com, steiner@....com, akpm@...ux-foundation.org, penberg@...nel.org, hughd@...gle.com, rientjes@...gle.com, kosaki.motohiro@...fujitsu.com, n-horiguchi@...jp.nec.com, tj@...nel.org, oleg@...hat.com, axboe@...nel.dk, jmorris@...ei.org, kamezawa.hiroyu@...fujitsu.com, viro@...iv.linux.org.uk, linux-kernel@...r.kernel.org, yongjie.ren@...el.com, linux-arch@...r.kernel.org, jcm@...masters.org Subject: Re: [PATCH v5 6/7] x86/tlb: optimizing flush_tlb_mm On 05/15/2012 09:27 PM, Luming Yu wrote: > On Tue, May 15, 2012 at 9:06 PM, Peter Zijlstra <a.p.zijlstra@...llo.nl> wrote: >> On Tue, 2012-05-15 at 20:58 +0800, Luming Yu wrote: >>> >>> >>> Both __native_flush_tlb() and __native_flush_tlb_single(...) >>> introduced roughly 1 ns latency to tsc sampling executed in > > Fix typo, I just observed 1us with current tool, I would check if I > can push the accuracy to nanoseconds level. > >>> stop_machine_context in two logical CPUs >> >> But you have to weight that against the cost of re-population, and > > Right, it's hard to detect, but I will try if I can get measurement > done in a simple test tool to help people measure > this kind of stuff in few minutes. > >> that's the difficult bit, since we have no clue how many tlb entries are >> in use by the current cr3. >> >> It might be possible for intel to give us this information, I've asked >> for something similar for cachelines. > > This is the official document > http://www.intel.com/content/dam/doc/manual/64-ia-32-architectures-optimization-manual.pdf > Please, such huge documents! and it also has no such info. > Let me know if it can answer your question. > >> -- To unsubscribe from this list: send the line "unsubscribe linux-kernel" in the body of a message to majordomo@...r.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists