[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-id: <1354021236-28596-3-git-send-email-ch.naveen@samsung.com>
Date: Tue, 27 Nov 2012 18:30:35 +0530
From: Naveen Krishna Chatradhi <ch.naveen@...sung.com>
To: linux-arm-kernel@...ts.infradead.org,
linux-samsung-soc@...r.kernel.org,
devicetree-discuss@...ts.ozlabs.org, linux-i2c@...r.kernel.org
Cc: naveenkrishna.ch@...il.com, kgene.kim@...sung.com,
grant.likely@...retlab.ca, w.sang@...gutronix.de,
linux-kernel@...r.kernel.org, taeggyun.ko@...sung.com
Subject: [PATCH 2/3] ARM: exynos5: Add gate clocks for HS-I2C
Adds clock gating bits for High Speed I2C channels 0, 1, 2 and 3.
Signed-off-by: Naveen Krishna Chatradhi <ch.naveen@...sung.com>
---
arch/arm/mach-exynos/clock-exynos5.c | 20 ++++++++++++++++++++
1 file changed, 20 insertions(+)
diff --git a/arch/arm/mach-exynos/clock-exynos5.c b/arch/arm/mach-exynos/clock-exynos5.c
index 2d3057b..37c6104 100644
--- a/arch/arm/mach-exynos/clock-exynos5.c
+++ b/arch/arm/mach-exynos/clock-exynos5.c
@@ -781,6 +781,26 @@ static struct clk exynos5_init_clocks_off[] = {
.enable = exynos5_clk_ip_peric_ctrl,
.ctrlbit = (1 << 26),
}, {
+ .name = "hsi2c",
+ .devname = "exynos5-hs-i2c.0",
+ .enable = exynos5_clk_ip_peric_ctrl,
+ .ctrlbit = (1 << 28),
+ }, {
+ .name = "hsi2c",
+ .devname = "exynos5-hs-i2c.1",
+ .enable = exynos5_clk_ip_peric_ctrl,
+ .ctrlbit = (1 << 29),
+ }, {
+ .name = "hsi2c",
+ .devname = "exynos5-hs-i2c.2",
+ .enable = exynos5_clk_ip_peric_ctrl,
+ .ctrlbit = (1 << 30),
+ }, {
+ .name = "hsi2c",
+ .devname = "exynos5-hs-i2c.3",
+ .enable = exynos5_clk_ip_peric_ctrl,
+ .ctrlbit = (1 << 31),
+ }, {
.name = "ac97",
.devname = "samsung-ac97",
.enable = exynos5_clk_ip_peric_ctrl,
--
1.7.9.5
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists