[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-ID: <CAErSpo7ufeQK1e=HSTYCNie7yfPouYE4-ot9dUX5r-upBtVt=A@mail.gmail.com>
Date: Tue, 12 Mar 2013 10:21:24 -0600
From: Bjorn Helgaas <bhelgaas@...gle.com>
To: Xiangliang Yu <yuxiangl@...vell.com>
Cc: Myron Stowe <myron.stowe@...il.com>, yxlraid <yxlraid@...il.com>,
"linux-pci@...r.kernel.org" <linux-pci@...r.kernel.org>,
"linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>
Subject: Re: [PATCH 2/2] PCI: fix system hang issue of Marvell SATA host controller
On Tue, Mar 12, 2013 at 3:22 AM, Xiangliang Yu <yuxiangl@...vell.com> wrote:
> Hi, Myron
>> > Now, the situation is like this:
>> > I captured the PCIE trace with analyzer and found that 1st BE is 0x1111
>> > when
>> > accessing IO port space. But 9125 spec has some limitation, and the BE
>> > must
>> > be
>> > 0x0100, to access the 2nd byte only. So, the chip will go to bad.
>>
>> Great, this is new, interesting, data. Is the 9125 spec publicly
>> accessible and/or could you elaborate on the "some limitation"
>> comment?
> 9125 spec is publicly accessible.
Please provide a URL for the spec.
>> A byte enable (BE) of 0x1111 suggests the CPU did a 32-bit I/O port
>> read. Does the 9125 device only support one-byte I/O port accesses
>> and when presented with larger request types it doesn't respond
>> properly?
> Yes, the hardware engineer had confirmed the situation.
Please provide a URL for the erratum describing this 9125 issue.
Bjorn
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists