[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20130318183435.GD31193@mudshark.cambridge.arm.com>
Date: Mon, 18 Mar 2013 18:34:36 +0000
From: Will Deacon <will.deacon@....com>
To: Stephen Boyd <sboyd@...eaurora.org>
Cc: "linux-arm-kernel@...ts.infradead.org"
<linux-arm-kernel@...ts.infradead.org>,
Stepan Moskovchenko <stepanm@...eaurora.org>,
"linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>,
"linux-arm-msm@...r.kernel.org" <linux-arm-msm@...r.kernel.org>
Subject: Re: [PATCHv2 3/3] ARM: Work around faulty ISAR0 register in some
Krait CPUs
On Mon, Mar 18, 2013 at 06:28:57PM +0000, Stephen Boyd wrote:
> From: Stepan Moskovchenko <stepanm@...eaurora.org>
>
> Some early versions of the Krait CPU design incorrectly indicate
> that they only support the UDIV and SDIV instructions in Thumb
> mode when they actually support them in ARM and Thumb mode. It
> seems that these CPUs follow the DDI0406B ARM ARM which has two
> possible values for the divide instructions field, instead of the
> DDI0406C document which has three possible values.
>
> Work around this problem by checking the MIDR against Krait CPUs
> with this faulty ISAR0 register and force the hwcaps to indicate
> support in both modes.
>
> Cc: Will Deacon <will.deacon@....com>
> Signed-off-by: Stepan Moskovchenko <stepanm@...eaurora.org>
> [sboyd: Rewrote commit text to reflect real reasoning now that
> we autodetect udiv/sdiv]
> Signed-off-by: Stephen Boyd <sboyd@...eaurora.org>
> ---
> arch/arm/mm/proc-v7.S | 15 +++++++++++++++
> 1 file changed, 15 insertions(+)
Acked-by: Will Deacon <will.deacon@....com>
Will
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists