| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-ID: <1365586878.30071.33.camel@laptop> Date: Wed, 10 Apr 2013 11:41:18 +0200 From: Peter Zijlstra <a.p.zijlstra@...llo.nl> To: Jacob Shin <jacob.shin@....com> Cc: Ingo Molnar <mingo@...hat.com>, Arnaldo Carvalho de Melo <acme@...stprotocols.net>, "H. Peter Anvin" <hpa@...or.com>, Thomas Gleixner <tglx@...utronix.de>, x86@...nel.org, Stephane Eranian <eranian@...gle.com>, Jiri Olsa <jolsa@...hat.com>, linux-kernel@...r.kernel.org Subject: Re: [PATCH RESEND 0/3] perf, amd: Support for Family 16h L2I Performance Counters On Tue, 2013-04-09 at 10:23 -0500, Jacob Shin wrote: > Upcoming AMD Family 16h Processors provide 4 new performance counters > to count L2 related events. Similar to northbridge counters, these new > counters are shared across multiple CPUs that share the same L2 cache. > This patchset adds support for these new counters and enforces sharing > by leveraging the existing sharing logic used for the northbridge > counters. If they're separate counters -- not shared with the regular cpu counters like the 10h NB counters are, then they should have their own PMU driver. Similar to the 15h NB counters; which are a separate set of counters and no longer overlay the normal counters. -- To unsubscribe from this list: send the line "unsubscribe linux-kernel" in the body of a message to majordomo@...r.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists