linux-kernel - Re: [PATCH V5] pci: exynos: split into two parts such as Synopsys part and Exynos part

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Date:	Wed, 7 Aug 2013 11:04:54 -0600
From:	Bjorn Helgaas <bhelgaas@...gle.com>
To:	Jingoo Han <jg1.han@...sung.com>
Cc:	"linux-pci@...r.kernel.org" <linux-pci@...r.kernel.org>,
	linux-samsung-soc@...r.kernel.org,
	Kukjin Kim <kgene.kim@...sung.com>,
	Pratyush Anand <pratyush.anand@...com>,
	Mohit KUMAR <Mohit.KUMAR@...com>,
	Arnd Bergmann <arnd@...db.de>, Sean Cross <xobs@...agi.com>,
	Kishon Vijay Abraham I <kishon@...com>,
	Thierry Reding <thierry.reding@...il.com>,
	SRIKANTH TUMKUR SHIVANAND <ts.srikanth@...sung.com>,
	"linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>,
	devicetree@...r.kernel.org
Subject: Re: [PATCH V5] pci: exynos: split into two parts such as Synopsys
 part and Exynos part

On Tue, Aug 6, 2013 at 10:13 PM, Jingoo Han <jg1.han@...sung.com> wrote:
> On Wednesday, July 31, 2013 5:14 PM, Jingoo Han <jg1.han@...sung.com> wrote:
>> Exynos PCIe IP consists of Synopsys specific part and Exynos
>> specific part. Only core block is a Synopsys designware part;
>> other parts are Exynos specific.
>> Also, the Synopsys designware part can be shared with other
>> platforms; thus, it can be split two parts such as Synopsys
>> designware part and Exynos specific part.
>>
>> Signed-off-by: Jingoo Han <jg1.han@...sung.com>
>> Cc: Pratyush Anand <pratyush.anand@...com>
>> Cc: Mohit KUMAR <Mohit.KUMAR@...com>
>
> Hi Bjorn Helgaas,
>
> There is no comment for last 2 weeks.
> Will you accept this patch?

I don't have any problem with this, since it's really arch code.  Do
you want me to merge it, or do you have a standard path for merging
Exynos and/or Designware changes?

Bjorn

In case you need it:

Acked-by: Bjorn Helgaas <bhelgaas@...gle.com>

>> ---
>> Changes since v4:
>> - fixed section mismatch warnings
>> - fixed sparse warnings
>>
>>  .../devicetree/bindings/pci/designware-pcie.txt    |    3 +
>>  arch/arm/boot/dts/exynos5440.dtsi                  |    2 +
>>  drivers/pci/host/Makefile                          |    3 +-
>>  drivers/pci/host/pci-exynos.c                      |  530 ++++++++++
>>  drivers/pci/host/pcie-designware.c                 | 1011 ++++++--------------
>>  drivers/pci/host/pcie-designware.h                 |   65 ++
>>  6 files changed, 874 insertions(+), 740 deletions(-)
>>  create mode 100644 drivers/pci/host/pci-exynos.c
>>  create mode 100644 drivers/pci/host/pcie-designware.h
>
>
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at  http://vger.kernel.org/majordomo-info.html
Please read the FAQ at  http://www.tux.org/lkml/