[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20140309085357.GA4695@katana>
Date: Sun, 9 Mar 2014 09:53:58 +0100
From: Wolfram Sang <wsa@...-dreams.de>
To: Chew Chiau Ee <chiau.ee.chew@...el.com>
Cc: Mika Westerberg <mika.westerberg@...ux.intel.com>,
linux-i2c@...r.kernel.org, linux-kernel@...r.kernel.org
Subject: Re: [PATCH 1/2] i2c: designware-pci: add 10-bit addressing mode
functionality for BYT I2C
On Fri, Mar 07, 2014 at 10:12:50PM +0800, Chew Chiau Ee wrote:
> From: Chew, Chiau Ee <chiau.ee.chew@...el.com>
>
> All the I2C controllers on Intel BayTrail LPSS subsystem able
> to support 10-bit addressing mode functionality.
>
> Signed-off-by: Chew, Chiau Ee <chiau.ee.chew@...el.com>
> Signed-off-by: Ong, Boon Leong <boon.leong.ong@...el.com>
> ---
> drivers/i2c/busses/i2c-designware-pcidrv.c | 17 +++++++++++------
> 1 files changed, 11 insertions(+), 6 deletions(-)
>
> diff --git a/drivers/i2c/busses/i2c-designware-pcidrv.c b/drivers/i2c/busses/i2c-designware-pcidrv.c
> index f1dabee..87f2fc4 100644
> --- a/drivers/i2c/busses/i2c-designware-pcidrv.c
> +++ b/drivers/i2c/busses/i2c-designware-pcidrv.c
> @@ -64,12 +64,19 @@ struct dw_pci_controller {
> u32 tx_fifo_depth;
> u32 rx_fifo_depth;
> u32 clk_khz;
> + u32 functionality;
> };
>
> #define INTEL_MID_STD_CFG (DW_IC_CON_MASTER | \
> DW_IC_CON_SLAVE_DISABLE | \
> DW_IC_CON_RESTART_EN)
>
> +#define DW_DEFAULT_FUNCTIONALITY (I2C_FUNC_I2C | \
> + I2C_FUNC_SMBUS_BYTE | \
> + I2C_FUNC_SMBUS_BYTE_DATA | \
> + I2C_FUNC_SMBUS_WORD_DATA | \
> + I2C_FUNC_SMBUS_I2C_BLOCK)
Can't we have I2C_FUNC_SMBUS_EMUL here? (Need checking with
I2C_SMBUS_QUICK)
Download attachment "signature.asc" of type "application/pgp-signature" (837 bytes)
Powered by blists - more mailing lists